This role has closed. Kandou AI has taken the posting down.
hirly last saw it live on 14 September 2026. See similar open roles below, or browse the live board.
Kandou AI
Analog Layout Engineer (Lead)
Reading
Similar open jobs
- Senior Staff Analog Layout EngineerSynopsys Inc · Bangalore, Karnataka, IndiaFirst seen yesterday
- Lead High-Speed PCB Layout EngineerArray Labs · Redwood City, CAFirst seen 2d ago
- Lead RF PCB Layout EngineerArray Labs · Redwood City, CAFirst seen 2d ago
- PCB Layout Engineering LeadCerebras Systems · Remote (US)First seen 2d agoremote
- Senior Staff - Mixed-Signal Layout EngineerTYLsemi · Bangalore, Karnataka, IndiaFirst seen 2d ago
- PCB Layout Engineer - Team LeadMbda · 2 LocationsFirst seen 2d ago
- Staff Custom Analog Layout EngineerNokia Corporation · United StatesFirst seen 2d ago
- Principal Analog Layout Engineeronsemi · Bangalore, Karnataka, IndiaFirst seen 2d ago
- Staff Analog layout Engineeronsemi · Bangalore, Karnataka, IndiaFirst seen 2d ago
- Layout EngineerTexas Instruments · Bengaluru, Karnataka, IndiaFirst seen today
- Layout EngineerTexas Instruments · Bengaluru, Karnataka, IndiaFirst seen today
- Senior Analog Layout EngineerAnalogdevices · Taiwan, Zhubei CityFirst seen yesterday
- Package Layout EngineerDensityAI · Mountain View, CAFirst seen yesterday
- PCB Layout Engineer DensityAI · Mountain View, CAFirst seen yesterday
- Mixed Signal IC Layout EngineerTenstorrent · Santa Clara, California, United StatesFirst seen yesterdayremote
hirly's read of this role
- Seniority
- Lead / management
- Work mode
- On-site / unstated
- First seen by hirly
- 13 Sept 2026
Derived automatically from the posting.
the posting
At Kandou , we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption.
Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient . Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency — unlocking unprecedented efficiency for AI training and inference at scale.
Kandou’s architecture is not just an incremental improvement — it’s a foundational shift in how AI hardware is built for the future.
Job title: Analog Layout Engineer (Lead)
Location: EU/CH/UK
Responsibility
Position in custom layout and verification of analog circuits, cells, blocks, and IP for multi-Gigabit high speed chip to chip communication links (SerDes up to and beyond 28Gb/s and/or memory IO) in advanced semiconductor technology nodes
Layout and verification of very high-speed analog circuits
Interact closely with the design team to understand requirements and implement solutions
Support IP and chip level integration
Support and interact with customers on requirements, and IP delivery
Exposure to flip-chip package technologies
Experience
Must have experience in custom analog layout of circuits and blocks for multi-Gigabit serial data-link transceivers or HF/RF circuits
Must have expertise in layout of high-speed /frequency circuits like amplifiers, oscillators, phase-locked loops, delay-locked loops, and other fundamental building blocks like biasing, buffers, regulators, filters, data converters, etc.
Understanding of layout approaches and techniques for high-speed circuits, matching constraints, minimization of parasitics, power grids and ESD requirements
Experience on modern semiconductor process technologies including 28nm, 14/16nm, 7nm
User of EDA tool for design and verification like Cadence Virtuoso, Spectre/HSpice, Calibre/PVS DRC/LVS, parasitics extraction and modelling, EM, and IR drop, ESD, etc.
Skills
Self-motivated, with strong sense of ownership and responsibility. Good communicator and team player
Manage workload and schedules and report to internal management team
Background in Semiconductor Physics
Education
Graduate in E.E.
Find Jobs in United Kingdom on Arbeitnow