Intel
CPU Pre-Si Verification Engineer
Mexico, Guadalajara
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →hirly's read of this role
- Seniority
- Mid level
- Country
- MX
- Work mode
- On-site / unstated
- First seen by hirly
- 25 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Details:
Job Description:
The world is transforming and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on Earth. The E-Core CPU team is a CPU Core development team in Guadalajara, Mexico.
We believe that developing these technologies takes a team of exceptionally talented individuals who work together to visualize, innovate, and make the future of computing possible. If you are excited about advanced development of breakthrough technologies for future-generation CPU cores, we welcome you to join us, to do something wonderful.
The focus of this role is to be part of a team of pre-silicon verification engineers to verify new and existing features for Intel's next generation CPU IP resulting in bug free final design.
You will be responsible for exhaustively validating the RTL implementation of new architecture and microarchitecture capabilities using a combination of standalone and top-level test environments as well as formal verification.
This team is responsible to ensure the highest quality of Intel's CPU designs, in a dynamic cross-team environment.
Role responsibilities include although not limited to:
- Developing pre-Si validation test plans and test scenarios to prove the correctness of the design.
- Development of components for a simulation-based environment: bus functional models, trackers, checkers, scoreboards, and test benches.
- Performing and debugging digital simulations and driving to closure of bugs.
- Development of functional coverage and achieving coverage goals.
- Working closely with design engineers, micro-architects, and other team members to ensure high quality of test plans, functional coverage, and tests.
- Deliver high-quality output against deadlines and working effectively in a cross-site team environment.
The ideal candidate should show the following behavioral traits:
- Excellent problem-solving, initiative and interpersonal skills.
- Advanced communications skills.
Qualifications:
Minimum qualifications are required to be initially considered for this position.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of relevant work experience.
OR
Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 2+ years of relevant work experience listed below:
- Hardware description languages (such as VHDL, Verilog or System Verilog).
- Test bench development with System Verilog UVM/OVM.
- At least one programming/scripting languages such as C/C++, Perl, Ruby, Python, and Unix (Linux).
- Test writing/generation, checker development, coverage analysis, failure debug, root cause analysis.
Advanced English level.
Must have unrestricted - permanent right to work in Mexico.
Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
- Experience with Intel Architecture ISA and system architecture, x86 assembly language.
- Industry standard formal verification tools such as JasperGold, IFV, Questa Formal, VC Formal.
- In-depth computer architecture knowledge.
Job Type:
Experienced Hire
Shift:
Shift 1 (Mexico)
Primary Location:
Mexico, Guadalajara
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Similar jobs
- Design Verification EngineerMicron · Jalisco, MexicoFirst seen today
- New College Grad - HBM Digital Verification EngineerMicron · Jalisco, MexicoFirst seen 3d ago
- ASIC Design Verification Engineer | UVM | Exp. 8+ yearsCisco · Bangalore, IndiaFirst seen today
- Design Verification EngineerTexas Instruments · Santa Clara, CA, United StatesFirst seen today
- MLA Design Verification Engineer, Annapurna LabsAmazon · Austin, Texas, USA; Cupertino, California, USAFirst seen today
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job