Cadence
Lead Analog IC Design Engineer
SAN JOSE
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →hirly's read of this role
- Seniority
- Lead / management
- Stated salary
- $119,000 – $221,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 1 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Overview
The Lead Analog IC Design Engineer is responsible for designing and developing analog and mixed-signal circuits- from initial concept and specification through final verification- to ensure conformance with customer requirements.
Required Qualifications
At least three years of experience designing and developing CMOS SerDes or high-speed I/O integrated circuits.
Design experience with most of the following SerDes circuit blocks: Transmitters and receivers, serializers and deserializers, phase interpolators, low-jitter PLLs, high-speed clock-distribution circuits, bias circuits, and voltage regulators.
Good understanding of jitter and signal-equalization techniques.
Proficiency with CAD tools for circuit simulation, layout, and physical verification.
Master’s degree or Ph.D. in electrical engineering.
Strong problem-solving skills and analog design aptitude.
Clear written and verbal communication skills.
Ability to collaborate effectively in a team environment.
Preferred Qualifications
Working knowledge of common SerDes standards and their electrical requirements.
Experience with Cadence design tools and laboratory testing.
Design experience at data rates above 10 Gbps and in process technologies below 28 nm.
The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Similar jobs
- Staff Photonic Integrated Circuit Design EngineerNokia Corporation · United StatesFirst seen today
- Sentinel- Mechanical Design Engineer/Principal Engineer - 20078Ngc · United States-Utah-RoyFirst seen today
- Principal Mechanical Design EngineerGlobalhr · US-TX-MCKINNEY-513WD ~ 2501 W University Dr ~ WING D BLDGFirst seen today
- ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior)Boeing · USA - Mountain View, CAFirst seen today
- ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior)Boeing · USA - Mountain View, CAFirst seen today
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job