hirly

Capgemini Engineering

Memory Layout Engineer

Bangalore, Karnataka, India

Apply through hirly

Upload your resume and get a version tailored to this job, plus a cover letter, in about thirty seconds — before you create an account.

Apply with hirly

hirly's read of this role

Seniority
Mid level
Country
IN
Work mode
On-site / unstated
First seen by hirly
24 Sept 2026

Derived automatically from the posting. Sign up to see how the role scores against your own resume.

the posting

Job Location: Bangalore This role is for a Memory Layout Engineer with 3-7 years of experience to design and develop memory blocks for integrated circuits (ICs). You will be responsible for creating efficient memory layouts that meet performance, power, and area constraints. Responsibilities: Design memory layouts for various building blocks including: Bit cell array Row decoder Column decoder Sense amplifiers Input/Output (I/O) blocks Integrate top-level memory blocks Perform physical verifica…

Original posting on Capgemini Engineering's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job