hirly

NXP

Principal DFT Engineer

Austin (Oakhill, Office)

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at NXP first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Seniority
Lead / management
Country
US
Work mode
On-site / unstated
First seen by hirly
27 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

DFT Engineer

You will join a team working on leading-edge projects in the Business Unit (BU) MCU & MPU Engineering & Design Enablement (MMEDE). MMEDE BU brings the technology and ecosystem relationships for next gen automotive Processing, Edge Processing & Radar Processing products.

Your Responsibilities:

Handling RTL Design for DFT related changes in both Subsystem level & Top level Designs.

Inserting of MBIST RTL for memories & Verifying them.

Analyzing Scan DRCs & fixing them in RTL.

Analyzing ATPG reports on coverage & devise mechanism to improve coverage & generating patterns for ATE.

Inserting of TAP, IOs, Test Pinmux using NXP DFT flows.

Power Aware RTL/ GLS simulation bringup & taking care of the regression suite for both Non-ATPG & ATPG simulations.

Bringing up Patterns on Wafer probe & on Final Test by working closely with Product & Test teams.

Your Profile:

DFT engineer with 5 + years of experience in DFT implementation and verification of scan architectures, JTAG, memory BIST, ATPG.

Self-driven, results-oriented with a positive outlook, and a clear focus on high quality deliverables.

Empathic communicator, able to see things from the other person's point of view.

Should be willing to take up new challenges in the project and be a team player.

The engineer should be well versed in Digital Design Concept, preferably having subject knowledge on Verilog/VHDL RTL coding.

The candidate should preferably have experience in any one of the following areas.

Scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/SDF.

Able to debug and root cause problems in simulation failures.

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692

Original posting on NXP's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job