NXP
Senior DfT Engineer
Chandler (Office)
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →hirly's read of this role
- Seniority
- Senior
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
As a DfT engineer, you will join a highly experienced team. Your key responsibilities will be:
1) Closely collaborate with Product Definer, Analog Design Lead, Digital Design Lead, Test Lead, Product Engineer, Quality Engineer, Validation Engineer – to identify the superset of requirements for Testability of the chip (Functional mode, Debug mode, ATPG).
2) Gain deep understanding on existing and innovative ways to insert DfT for complex analog and mixed-signal IPs, standard Macros (RAM, ROM, NVM, ADC, DAC) and complex digital logic.
3) High-quality of RTL design using Verilog and System-Verilog
4) Define Verification Plan for the implemented features and write tests, debug and get those passing at Chiptop level DV environment
5) Scan insertion, optimization, length balancing, P&R-aware rerouting of chains, Test-Point insertion, ATPG patterns generation, simulation and debug
6) Support Test Engineers during debug of patterns on new silicon, and on customer returns
- 7) Participate in Design & Test Review meetings and support the team for DfT
- 8) Generate comprehensive DfT Architecture & Design documentation and maintain it to match later updates
- 9) Troubleshoot and resolve issues related to DfT throughout the development lifecycle
- 10) Stay updated with the latest industry trends, tools, and methodologies in DfT design
Job Qualification:
- Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, DfT, Computer Architecture, Digital Verification.
- Minimum 3 years of experience in similar role of DfT, Digital Design & Architecture. Seeking 3-8 years total experience for this role
- Willing to relocate to Phoenix Metro area (Arizona) and minimum 3 days per week full-day presence in NXP's Chandler office
- Excellent on problem-solving, teamwork, planning, organizing, attention to detail and communication skills.
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6692
Similar jobs
- Sr. DFT Engineer, Amazon LeoAmazon · San Diego, California, USAFirst seen 3d ago
- Senior DFT EngineerEspace · Saratoga, CAFirst seen 8d ago
- Principal DFT Engineer Celero Communications, Inc. · Irvine, California, United StatesFirst seen 2d ago
- DFT Engineer (CE-64000920)Cirrus Logic · Austin, TexasFirst seen 2d ago
- DFT EngineerDelos Data Inc · RemoteFirst seen 2d agoremote
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job