Likely filled
This role has closed. Asml has taken the posting down.
hirly last saw it live on 10 September 2026. See similar open roles below, or browse the live board.
Asml
Senior FPGA Design and Verification Engineer
Wilton, CT, USA
Similar open jobs
- Senior Debug Verification EngineerAltera · San Jose, California, United StatesFirst seen today
- Senior ASIC Verification EngineerNvidia · US, TX, AustinFirst seen yesterday
- Senior Design Verification EngineerAsteralabs · San Jose, California, United StatesFirst seen yesterday
- Senior Design Verification Engineer (BO - 01)Cirrus Logic · Chandler, ArizonaFirst seen 2d ago
- Senior Formal Verification Engineer (CH-64001149)Cirrus Logic · Austin, TexasFirst seen 2d ago
- Design Verification EngineerTexas Instruments · Santa Clara, CA, United StatesFirst seen today
- MLA Design Verification Engineer, Annapurna LabsAmazon · Austin, Texas, USA; Cupertino, California, USAFirst seen today
- ASIC Verification EngineerNvidia · US, TX, AustinFirst seen today
- Design Verification EngineerTexas Instruments · Knoxville, TN, United StatesFirst seen yesterday
- GPU Design Verification EngineerIntel · 2 LocationsFirst seen yesterday
- Principal Verification EngineerAsteralabs · San Jose, California, United StatesFirst seen yesterday
- MLA IP Design Verification Engineer, Annapurna LabsAmazon · Austin, Texas, USA; Cupertino, California, USAFirst seen yesterday
- Principal Systems Engineer, Verification Engineer OnsiteGlobalhr · US-MA-WOBURN-WB1 ~ 235 Presidential Way ~ SPENCER BLDGFirst seen yesterday
- IP Design Verification EngineerIntel · 2 LocationsFirst seen yesterday
- ASIC / FPGA Design Verification Engineer – (Lead or Senior)Boeing · 2 LocationsFirst seen yesterday
hirly's read of this role
- Seniority
- Senior
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 9 Sept 2026
Derived automatically from the posting.
the posting
Asml publishes the full text of this posting on its own careers page.
Read the full posting ↗