Likely filled
This role has closed. Asml has taken the posting down.
hirly last saw it live on 18 September 2026. See similar open roles below, or browse the live board.
Asml
Senior FPGA Design and Verification Engineer
Wilton, CT, USA
Similar open jobs
- Senior ASIC Verification EngineerNvidia · US, TX, AustinFirst seen today
- Senior Design Verification EngineerAsteralabs · San Jose, California, United StatesFirst seen today
- Senior Design Verification Engineer (BO - 01)Cirrus Logic · Chandler, ArizonaFirst seen yesterday
- Senior Formal Verification Engineer (CH-64001149)Cirrus Logic · Austin, TexasFirst seen yesterday
- Design Verification EngineerTexas Instruments · Knoxville, TN, United StatesFirst seen today
- GPU Design Verification EngineerIntel · 2 LocationsFirst seen today
- Principal Verification EngineerAsteralabs · San Jose, California, United StatesFirst seen today
- Digital Design Verification Engineering InternTexas Instruments · Santa Clara, CA, United StatesFirst seen today
- MLA IP Design Verification Engineer, Annapurna LabsAmazon · Austin, Texas, USA; Cupertino, California, USAFirst seen today
- ASIC Verification Engineer, Memory Management - New College Grad 2027Nvidia · 3 LocationsFirst seen today
- Principal Systems Engineer, Verification Engineer OnsiteGlobalhr · US-MA-WOBURN-WB1 ~ 235 Presidential Way ~ SPENCER BLDGFirst seen today
- IP Design Verification EngineerIntel · 2 LocationsFirst seen today
- ASIC / FPGA Design Verification Engineer – (Lead or Senior)Boeing · 2 LocationsFirst seen today
- ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)Boeing · USA - Albuquerque, NMFirst seen today
- Design Verification EngineerDensityAI · Mountain View, CA First seen today
hirly's read of this role
- Seniority
- Senior
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 17 Sept 2026
Derived automatically from the posting.
the posting
Asml publishes the full text of this posting on its own careers page.
Read the full posting ↗