Nvidia
Senior Mask Layout Design Engineer
Taiwan, Hsinchu · Taiwan, Taipei
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →hirly's read of this role
- Seniority
- Senior
- Country
- TW
- Work mode
- On-site / unstated
- First seen by hirly
- 29 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling challenging high-speed mixed-signal circuit designs.
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence.
What you'll be doing:
- Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general I/O's, ESD structures designs in state-of-the-art sub-micron CMOS technologies using Cadence tools.
- You will work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.
- Job duties will include floor planning, custom layout and verifying against design rules and schematics.
What we need to see:
- BSEE or equivalent experience
- Minimum of 5+ years of relevant mask design / layout experience
- Deep understanding of analog circuit layout concepts in submicron CMOS technologies; You are an expert with Cadence custom circuit design tools - particularly virtuoso.
- Experience running and debugging DRC and LVS with verification tools such as Dracula, Hercules, Calibre, Primeyield
- You are able to communicate in spoken and written English. Work effectively in a team, good communication skills, enthusiasm and positive energy.
- Proficiency in scripting languages like perl, python, skill, etc. ;
- Knowledge of DRC and LVS checking flows, ability to customize DRC and LVS decks.
We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.
#LI-Hybrid
Similar jobs
- Sr. EMC Design EngineerHpe · Taipei, Taipei City, TaiwanFirst seen today
- Sr. EMC Design EngineerHpe · Taipei, Taipei City, TaiwanFirst seen today
- Mechanical System Design EngineerAirproducts · 2 LocationsFirst seen yesterday
- Senior Design EngineerCohu · TaiwanFirst seen 2d ago
- Senior Design EngineerCohu · TaiwanFirst seen 2d ago
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job