NXP
STA methodology engineer
Bangalore
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →hirly's read of this role
- Seniority
- Mid level
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Title: STA Methodology Engineer
- Team: CTO-DE-FDIP-Logic Libraries
- Location: Bengaluru
- Experience Level: 10–12 Years
- Employment Type: Full-Time
Role Overview:
We are seeking a highly skilled and experienced STA Methodology Engineer to join our CTO-DE-FDIP-Logic Libraries team. In this role, you will be responsible for benchmarking various logic libraries across multiple technology nodes (40nm, 14nm, 10nm, 7nm, 5nm) using synthesis and PNR-based flows on real-world chips and blocks. You will collaborate closely with Timing Methodology and Signoff teams to ensure robust and efficient STA methodologies.
Key Responsibilities:
- Benchmark logic libraries across advanced technology nodes using synthesis and PNR flows.
- Collaborate with cross-functional teams to validate and refine timing constraints.
- Develop and maintain benchmarking frameworks for constraint validation and STA methodology evaluation.
- Perform comprehensive STA including timing analysis, DRCs, annotation issues, multivoltage flow enablement, noise and crosstalk analysis using Logic Libraries Integration flow checks.
- Contribute to the development and automation of STA flows and methodologies.
Required Qualifications:
- Bachelor’s or Master’s degree in Electrical or Electronics Engineering.
- 10–12 years of hands-on experience in STA, with proven tape-out experience as a block owner or lead.
- Deep understanding of STA concepts, timing constraints, and closure methodologies at both block and SoC levels.
- Proficient in handling timing-related issues such as DRCs, annotation, multivoltage flows, noise, and crosstalk.
- Strong collaboration skills and ability to work across teams to drive methodology improvements.
Preferred Skills:
- Proficiency in Python scripting.
- Overview/understanding of AI/GenAI would be added advantage.
- Experience in developing or enhancing STA flow automation.
- Familiarity with industry-standard EDA tools and flows.
Soft Skills:
- Self-motivated with a proactive approach to problem-solving.
- Strong communication and interpersonal skills.
- Ability to work independently and as part of a global team.
More information about NXP in India...
#LI-f91b
Similar jobs
- SOC Physical Design and STA Methodology EngineerSec · SSIR, Goldstone, Bangalore, IndiaFirst seen 2d ago
- Senior Build and Release Methodology EngineerNvidia · India, BengaluruFirst seen yesterday
- Staff / Senior Staff CAD & Methodology Engineer (Digital Implementation & Signoff)Enchargeai36 · Bangalore (Hybrid), India (Remote)First seen 26d agoremote
- Package Design Methodology EngineerNvidia · 3 LocationsFirst seen today
- PD Methodology Engineer II, Annapurna LabsAmazon · Cupertino, California, USAFirst seen 3d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job