hirly

Etched

DFT Intern

San Jose

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Etched first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Role family
Engineering management
Seniority
Internship
Country
US
Work mode
On-site / unstated
First seen by hirly
10 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference . Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams, contribute to DFT verification (including MBIST, Scan, BSCAN, and SSN simulations), and develop flows for various ATPG fault models. You do not necessarily need prior DFT experience; just the ability to learn quickly in a fast-paced, high-autonomy environment. We are looking for Summer '26, Fall '26, Spring '27, and Summer '27 interns.

You may be a good fit if you have

Progress towards a Bachelor's, Master's, or PhD degree in electrical engineering, computer engineering, or a related field.

Familiarity with a hardware description language (Verilog or SystemVerilog)

Exposure to ASIC or SoC design concepts

Familiarity with digital logic design fundamentals

Familiarity with standard ASIC design flow steps (synthesis, STA, DFT)

Familiarity with scripting in Python, Tcl, or another language

Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

Knowledge of DFT concepts such as MBIST, scan insertion, and scan compression

Experience with Tessent or similar DFT tooling

Familiarity with ATPG fault models (SAF, TDF, BDF, IDDQ, PDF)

Exposure to DFT flow automation or regression infrastructure

Familiarity with clocking and reset schemes

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

12-week paid internship

Generous housing support for those relocating

Daily lunch and dinner in our office

Based at our office in San Jose, CA

Direct mentorship from industry leaders and world-class engineers

Opportunity to work on one of the most important problems of our time

For any questions, contact [email protected] .

How we’re different

Etched believes in the Bitter Lesson . We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Original posting on Etched's site ↗

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job