hirly

NXP

Entry Level DFT Design Engineer

Austin (Oakhill, Office)

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at NXP first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Seniority
Entry level
Country
US
Work mode
On-site / unstated
First seen by hirly
7 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

  • In this role, you will:
  • - Participate in global Design teams bringing new microprocessor based SoC designs through initial test requirements to generating and supporting DFT structural test pattern debug and into full scale production.
  • - Team functions include test pattern specification and creation, pre-silicon verification, pattern conversions to ATE, and post-silicon pattern debug.
  • - Team is a part of the design organization and supports the Test Engineering team with the patterns for manufacturing test, qualification, yield enhancement, and product performance analysis.
  • - Team serves as focal point in interfacing with Test Engineering, Product Engineering, and Fab for the Design team.
  • - Team specifies built-in test features for the designs, implements, and validates the design. Team is responsible for delivery of all DFT test patterns for the product.

Qualifications:

Recent graduate (0-2yrs) with Bachelors or Masters in Engineering: EE, Computer Engineering, CS, EET, or equivalent

Python, Verilog, Perl, Tcl, and Unix.

Experience with multiple aspects of the following:

Structural Test design requirements

ATPG, Test Coverage, Fault Universe

JTAG, BSDL

Memory and Logic BIST

DFT Logic

Knowledge/experience with ATPG / DFT tools: FastScan; LBIST, MBIST , DFTCompiler, etc.

Semiconductor Testing

ATE VLSI Tester programming and usage (J973, Tiger/Catalyst, UltraFex, or Verigy 93000, ) a plus

Knowledge/experience with functional pattern test

Must possess excellent oral and written communication skills and be to partner with team members from other departments, disciplines, and cultures to achieve common goals in a high performance culture. Must have proven track record of being able to work with minimal direction and still meet schedules

Must be able to multi-task and prioritize tasks to meet customer needs

Anticipated hire date: Q1 2027

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-e41b

Original posting on NXP's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job