This role has closed. Broadcom has taken the posting down.
hirly last saw it live on 30 September 2026. See similar open roles below, or browse the live board.
Broadcom
IC Design Engineer (DFT)
China-Shanghai-Zhangjiang Hi Tech
Similar open jobs
- Structure Design EngineerCat · Qingzhou, ShandongFirst seen 2d ago
- 2027校园招聘 机械设计培训生 Mechanical Design EngineerPhilips · ZhuhaiFirst seen 3d ago
- 2027校园招聘 电气设计培训生 Electrical Design EngineerPhilips · ZhuhaiFirst seen 4d ago
- Design EngineerCopeland · SuzhouFirst seen 5d ago
- 2027 Campus - Analog Design EngineerNxp · Shanghai (JingAn)First seen 5d ago
- 2027校招 - 数字IC设计工程师 / Digital Design EngineerTexas Instruments · Shanghai, ChinaFirst seen 6d ago
- 2027校招 - 模拟IC设计工程师 / Analog Design EngineerTexas Instruments · Shanghai, ChinaFirst seen 6d ago
- 2027 Early Career - Product Systems Design EngineerCummins Technicians · Wuhan, Hubei, ChinaFirst seen 6d ago
- Product Systems Design EngineerCummins Technicians · Wuxi, Jiangsu, ChinaFirst seen 6d ago
- YFITC-MM Metal Engineering- Design EngineerYanfeng Human Resources · 上海, ChinaFirst seen 6d ago
- Design EngineerASSA ABLOY · Changshu, JS, CNFirst seen 6d ago
- System Design EngineerValeo · FoshanFirst seen 6d ago
- Digital IC Design Engineer (New Grad)Monolithicpower · Hong Kong - ChinaFirst seen 6d ago
- Structure Design Engineer_Power ModuleMonolithicpower · Hangzhou - ChinaFirst seen 6d ago
- Lead Design EngineerCadence · NanjingFirst seen 3d ago
hirly's read of this role
- Seniority
- Mid level
- Country
- CN
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting.
the posting
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom offers an excellent opportunity to contribute to a team environment and to grow personal career path. You will be working with internal and external customers to develop state of the art IC solutions utilizing Broadcom's leading edge CMOS cell-based ASIC technologies. You will have responsibility for ASIC designs through all of the key development and implementation phases including RTL analysis, synthesis, design optimization, timing verification, simulation, test insertion, physical design, vector generation, and post-prototype test support. Candidates will have opportunity to work on the latest 5nm/3nm designs
Responsibilities:
- Participate in chip level DFT architecture definition.
- Implement basic DFT schemes, including scan, boundary scan, MBIST, Logic BIST and SSN
- Verify all DFT logics and test patterns with simulation
- Test modes static timing analysis
- Participate in ATE bring-up and debug the DFT patterns on ATE.
Requirements/Qualifications:
- Either Bachelor or Master degree, 5+ years related experience required.
- Good understanding of the General DFT methodology such as BIST, SCAN, JTAG and ATPG
- Be familiar with basic Mentor/ Synopsys DFT flow and tools
- Experience in developing constraints for synthesis/STA
- Multi-mode, multi-corner STA experience, Understanding Sign-Off Checks
- Education/Certifications
- Preferred Degree: MS Preferred Major: Microelectronics or related discipline
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.