hirly

Powerlattice

Technical Program Manager - Silicon Development

HQ - Vancouver, WA

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Powerlattice first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Role family
Operations
Seniority
Lead / management
Stated salary
$130,000 – $150,000 per year
Country
US
Work mode
On-site / unstated
First seen by hirly
1 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Technical Program Manager - Silicon Development

Reports To: CEO

Company Overview

Powerlattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry’s groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing.

About the Role

We are seeking an experienced Technical Program Manager to drive execution of complex silicon IC and hardware development programs from concept through production. This role will partner closely with engineering, operations, supply chain, and external vendors to ensure successful delivery of high-quality products on aggressive schedules.

Key Responsibilities

Management of end-to-end engineering programs for silicon IC and hardware development projects from planning through production release.

Drive cross-functional execution across ASIC/SoC design, verification, physical design, firmware, hardware, validation, operations, and manufacturing teams.

Develop and maintain program schedules, milestones, dependencies, resource plans, and risk assessments.

Coordinate closely with third-party vendors, design partners, contractors, and manufacturing suppliers to ensure deliverables meet schedule, quality, and cost targets.

Track critical path items and proactively identify and resolve program risks, bottlenecks, and execution gaps.

Drive alignment between engineering teams and external partners on priorities, schedules, deliverables, and issue resolution.

Perform regular program reviews, status meetings, and executive updates.

Manage silicon development milestones including specification freeze, RTL release, tape-out, package development, board bring-up, validation, and production readiness.

Coordinate hardware development activities including PCB design, prototype builds, lab validation, and system integration.

Support engineering change management, issue tracking, and escalation management processes.

Ensure effective communication and coordination across geographically distributed teams and external vendors.

Drive continuous improvement in program management processes, execution methodologies, and operational efficiency.

Qualifications

This is a Hybrid role requiring 3 days a week onsite at our HQ’s in Vancouver, WA (Greater Portland Area). While we are primarily seeking candidates in HQ-Vancouver, remote flexibility may be considered for exceptional candidates in Chandler, AZ.

Bachelor’s degree in Engineering, Computer Science, or related technical field.

8+ years of program management experience in semiconductor, ASIC/SoC, or hardware product development environments.

Strong understanding of silicon IC development flows including architecture, design, verification, physical design, tapeout, bring-up, and production.

Experience managing hardware development programs including PCB/system development and validation activities.

Proven experience coordinating and driving execution with third-party vendors, design houses, manufacturing partners, and suppliers.

Strong project planning and schedule management skills with the ability to manage complex cross-functional dependencies.

Experience managing aggressive development schedules and multiple concurrent deliverables.

Strong risk management, problem-solving, and decision-making skills.

Excellent communication, leadership, and stakeholder management abilities.

Experience using program management and collaboration tools such as Jira, Confluence, Smartsheet, MS Project, or equivalent.

Preferred Qualifications

Experience managing mixed-signal SoC or high-performance silicon development programs.

Familiarity with semiconductor manufacturing, packaging, test, and supply chain operations.

Experience supporting silicon bring-up, validation, and production ramp activities.

Compensation & Benefits

Anticipated annual base salary for Member of Technical Staff: $130,000 - $150,000

Stock option grant

Comprehensive benefits package including health, dental, vision, and 401(k)

Original posting on Powerlattice's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job