Capgemini Engineering
Analog Layout Engineer (FinFET technology)
Fundão, Lisboa - Expo, VNG - Cais Gaia, PT
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- PT
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
CAPGEMINI ENGINEERING
At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.
YOUR ROLE
We are seeking an experienced Analog Layout Engineer with strong expertise in FinFET technology. The candidate will design and implement analog layouts for advanced nodes, ensuring compliance with design rules and optimizing for performance, reliability, and manufacturability.
Key responsabilities:
- Develop analog layouts for circuits such as amplifiers, references, bias blocks and data converters in FinFET nodes
- Apply best practices for DRC/LVS closure, including advanced tips and tricks for efficient debugging
- Perform EM/IR analysis and implement layout changes to meet reliability targets
- Address parasitic effects through careful routing, shielding, and post-extraction corrections
- Implement matching techniques (common-centroid, interdigitation, dummy devices) for precision circuits
- Collaborate with circuit designers to optimize layout for performance and yield.
- Ensure compliance with color-aware routing and multi-patterning constraints (SADP/SAQP)
YOUR PROFILE
Minimum 5 years of hands-on experience in FinFET layout design for Analog IP development
- Strong knowledge of LDE effects (WPE, STI, LOD) and mitigation strategies
- Proficiency in industry-standard EDA tools (Cadence Virtuoso, Calibre, PVS)
- Familiarity with parasitic extraction flows and correlation techniques
- Understanding of reliability mechanisms (BTI, HCI) and guard-banding in layout
- Experience with advanced-node design rules and color-aware layout
- Knowledge of EM/IR verification methodologies and sign-off flows
- Ability to automate layout tasks using SKILL or Python scripts
WHAT YOU’LL LOVE ABOUT WORKING HERE
- Join a multicultural and inclusive team environment.
- Enjoy a supportive atmosphere promoting work life balance.
- Hybrid work.
- Your career growth is central to our mission. Our array of career growth programs and diverse professionals are crafted to support you in exploring a world of opportunities.
- Access valuable training and certifications in cutting edge technologies.
- Engage in exciting national and international projects.
- Health and life insurance.
- Referral program with bonuses for talent recommendations.
- Great office locations.
ABOUT CAPGEMINI
Capgemini is an AI-powered global business and technology transformation partner, delivering tangible business value. We imagine the future of organizations and make it real with AI, technology and people. With our strong heritage of nearly 60 years, we are a responsible and diverse group of 420,000 team members in more than 50 countries. We deliver end-to-end services and solutions with our deep industry expertise and strong partner ecosystem, leveraging our capabilities across strategy, technology, design, engineering and business operations.
Listed on hirly, a job board. hirly is not the employer: Capgemini Engineering is hiring for this role.
Similar jobs
- Analog IC Layout EngineerNxp · GuadalajaraFirst seen yesterday
- PCB Layout Engineer, Amazon LeoAmazon · Texas, USA; Redmond, Washington, USAFirst seen 2d ago
- Package Layout Engineer - HardwareNvidia · 6 LocationsFirst seen 3d ago
- IC Package Layout EngineerMobileye · Jerusalem, IsraelFirst seen 6d ago
- Technical Layout Engineer (24-Month Contract)LegoFirst seen 8d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job