Ciena
ASIC/FPGA Design Engineer
Gurugram
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.
Ciena India Private Limited seeks an ASIC/FPGA Design Engineer to contribute to the design, verification, and implementation of networking hardware. The role supports FPGA designs across data path and control functions and contributes throughout the product development lifecycle. Success in this position helps deliver reliable, high-performance networking solutions.
How you will make an impact:
Design, develop, and verify digital logic for ASICs and FPGAs using Verilog and SystemVerilog.
Contribute to VLSI design activities from specification through synthesis, place and route, and timing closure.
Perform logic simulation and analyze results to validate functional correctness and performance.
Collaborate on hardware-software integration to enable system operation.
Execute design bring-up, debugging, and validation activities in the lab.
Investigate customer issues and deliver resolutions.
Mentor new graduates and junior team members.
The must haves:
Education: Master’s degree in Electrical Engineering OR Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
Experience: 10+ years of progressive engineering experience, ideally within a product development company.
Application of ASIC and FPGA design methodologies.
Utilization of Verilog and SystemVerilog for digital design and verification.
Experience with IP integration and hardware-software integration.
Knowledge of transport system design and protocols including Ethernet and OTN, and interface protocols such as PCIe, SPI, I2C, and MDIO.
Application of back-end constraints and entry into vendor design flows.
Utilization of design tools such as Vivado and Quartus.
Problem-solving, analytical, and independent thinking applied to design challenges.
Communication and collaboration skills used in cross-functional environments.
Nice to haves:
Scripting knowledge using Tcl, Python, or Perl.
#LI-MP2
At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.
Ciena is an Equal Opportunity Employer, including disability and protected veteran status.
If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.
Similar jobs
- ASIC Design Engineer | Exp 8+ YearsCisco · Bangalore, IndiaFirst seen 2d ago
- ASIC Design Verification Engineer | UVM | Exp. 8+ yearsCisco · Bangalore, IndiaFirst seen 2d ago
- ASIC Design EngineerHpe · Bengaluru, Karnātaka, IndiaFirst seen 5d ago
- ASIC Verification EngineerHpe · Bengaluru, Karnātaka, IndiaFirst seen 5d ago
- ASIC ManagerWeekday AI · IndiaFirst seen yesterday
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job