Sec
Design Verification - Foundry Team
SSIR, Angkor West, Bangalore, India
Apply through hirly
Upload your resume and get a version tailored to this job, plus a cover letter, in about thirty seconds — before you create an account.
Apply with hirlyhirly's read of this role
- Seniority
- Mid level
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 2 Sept 2026
Derived automatically from the posting. Sign up to see how the role scores against your own resume.
the posting
Position Summary
- SOC Design Verification:
- Job-responsibilities:
- Owning Complete SOC Level Verification of Mid & Volume Segment Exynos SOCs.
- Collaborating/Owning SOC Level verification with Korea team for various SOCs based on Exynos platform – Mobile (Flagship), Automotive, Custom SOCs
- Team’s ownership – Equivalent to 3 complete SOC ownership across all Segments.
- Working on all aspects of SOC Verification – CPU-SS, BUS, Multimedia, Clock & Power, High Speed Interfaces, DDR, GPU, AI & ML accelerators.
- Owning performance verification and system verification activities and working on Performance estimation & virtual prototyping activities
Graphics Verification Engineer
- Job-responsibilities:
- Develop/demonstrate a solid understanding of the Graphics Pipeline.
- Review architecture and micro-architecture specifications.
- Work closely with Architects and Logic Designers.
- Develop Unit Level and/or Subsystem Level Test plans, Coverage Plans and Assertion Plans needed to target zero defect post-silicon quality.
- Develop scalable Test benches in System Verilog and UVM.
- Integrate C++ Reference Models into Scoreboards via System Verilog DPI.
- Develop Tests, Functional Coverage Models and System Verilog Assertions.
- Root cause regression failures by debugging Tests/Sequences, RTL and C++ Models.
- Maintain higher regression efficiency via Test/Coverage Grading, Compute Farm and Disk utilization, etc.
- Drive Code and Functional Coverage closure.
- Support debug of Unit RTL/Checkers at higher levels of integration such as Subsystem/Top.
- Solid understanding of Computer Architecture.
- Knowledge of GPU and Graphics pipelines.
- Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
- Strong functional verification experience including Test planning, Test bench Architecture, Test/Coverage Model/Assertion Development.
- Strong debugging skills.
- Strong programming skills with good understanding of algorithms and data structures.
- Solid scripting experience.
- Proficient in System Verilog/UVM/OVM, OOP/C++ and Python scripting.
- Past experience with GPU or Graphics Hardware Verification.
- Graphics APIs (OpenGL/ES, OpenCL, DirectX, HSA) and Shading languages (GLSL, HLSL).
Samsung provides Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, status as a protected veteran, genetic information, status as a qualified individual with a disability or any other characteristic protected by law.
Role and Responsibilities
Skills and Qualifications
* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here .
Similar jobs
- Design Verification EngineerWeekday AI · IndiaFirst seen today
- Design Verification EngineerSourceright Technologies Private Limited · Bangalore, Karnataka, IndiaFirst seen today
- Design Verification EngineerSourceright Technologies Private Limited · Bangalore, Karnataka, IndiaFirst seen today
- ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)Cisco · Pune, Maharashtra, IndiaFirst seen today
- Soc Design Verification EngineerDiligent tec · Hyderabad, Telangana, IndiaFirst seen 2d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job