Broadcom
Digital Design Verification Engineer
USA-CA San Jose Innovation Drive · USA-CA Irvine Alton Parkway Bldg 1
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Stated salary
- $101,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 15 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
The ideal candidate has a proven track record of working on setting up testbenches for Design Verification using UVM on large designs.
Responsibilities include:
Operate with a high degree of autonomy, taking designs from initial specification through to timing closure and physical design hand-off
Collaborate cross-functionally with Architecture, Verification, and Physical Design teams to mitigate risks and ensure project milestones are met on schedule
High proficiency in UVM
Experience:
BSEE required, MSEE/PHD preferred
5+ years of industry experience with a focus on SoC integration, UVM test bench setup and design debug.
Compensation and Benefits
The annual base salary range for this position is USD 101,000.00 To USD 162,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Similar jobs
- GPU Design Verification EngineerIntel · 2 LocationsFirst seen 3d ago
- IP Design Verification EngineerIntel · 2 LocationsFirst seen 4d ago
- Integrated Circuit Design Verification EngineerSnapchat · Vancouver, WA - 805 BroadwayFirst seen today
- FPGA Verification EngineerCiena · Remote-US-TXFirst seen todayremote
- Software Test & Verification Engineer (Experienced/Senior)Boeing · 2 LocationsFirst seen yesterday
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job