Advantech
EE 硬體研發工程師 - RISC (Embedded/ 林口園區)
Linkou
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- TW
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
- 【 職務介紹】
- 我們正在招募具備RISC架構與ARM平台設計經驗的硬體研發工程師，您將專注於RISC硬體的設計與開發，涉及系統架構設計、電路設計與效能優化，並參與產品從概念到量產的完整開發流程。若您熱衷於技術挑戰，並希望成為推動智慧物聯網技術進步的關鍵力量，期待您的加入！
- 【工作內容】
- -負責RISC平台的系統整合設計。
- -執行電路設計與無線通訊技術的應用與開發。
- -提升系統相容性與性能穩定性，進行測試與優化。
-RFQ及RFI的Study。
- 【具備條件】
- - 大學或碩士電子相關科系畢業尤佳。
- - 三年以上x86硬體設計經歷或RISC架構產品研發經驗，具系統整合與電源管理概念。
- - 曾經擁有NXP, TI , nVIDIA，Qualcomm ，MTK等任一相關ARM平台設計經驗尤佳。
- - 熟悉 MIPI DSICSI，HDMI, DP/eDP, LVDS, UART, CAN 介面設計。
- -具DC to DC 電源設計經驗與知識尤佳。
- -具EMI/EMC debug經驗尤佳。
- -能獨立完成產品開發驗證到量產經驗。
- -工程文件撰寫。
- -跨部門溝通與協調，積極主動，強烈學習意願者。
Similar jobs
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job