hirly

Sec

Experienced Module Integration Engineer

12100 Samsung Blvd, Austin, TX, USA

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Sec first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Stated salary
$95,000 – $120,000 per year
Country
US
Work mode
On-site / unstated
First seen by hirly
27 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

  • About Samsung Austin Semiconductor
  • Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow.

Come innovate with us!

Position Summary

We are seeking a motivated and high-caliber Module Integration Engineer to join our 2nm GAAFET team. This role focuses on the Front-End-of-Line (FEOL) integration, specifically targeting the RPMG (Replacement Metal Gate) and CTSDB (PC and NS isolation) modules. As we transition from FinFET to GAAFET (Gate-All-Around FET) architecture, you will play a critical role in bridging the gap between unit process development and overall device performance. You will work at the intersection of lithography, etch, deposition, and device physics to ensure the successful integration of the gate stack and contact modules for the next generation of computing.

Role and Responsibilities

Here’s What You’ll Be Responsible For:

  • Module Ownership: Support the integration and optimization of the RPMG and CTSDB modules to meet target device specifications for the 2nm node. Duties will require daily and consistent trend monitoring and quick responsive actions when needed.
  • Process Integration: Collaborate with unit process engineers (Etch, CVD, ALD, CMP, Litho) to respond effectively to any module risks or issues related to process control and optimization.
  • Characterization & Analysis: Execute and analyze DOE (Design of Experiments) to evaluate the impact of process variations on electrical performance.
  • Failure Analysis: Understand advanced metrology and analysis data (TEM, SEM, AFM, EDX) for identify root causes of module failures and implement corrective actions.
  • Data Management: Leverage statistical software (e.g., Cloud Data Sources, Spotfire, Python, etc.) to analyze large datasets and correlate process parameters with device yield.
  • Cross-Functional Collaboration: Participate in design reviews and synchronization meetings with the Device and Layout teams to ensure manufacturability.

Skills and Qualifications

Here's what you'll need:

  • Required Masters in Materials Science, Chemistry, Physical Chemistry, Physics or a closely related field (industry experience can substitute for advanced degree).
  • Preference for Ph.D. in Materials Science, Chemistry, Physical Chemistry, Physics or a closely related field.
  • 2-3 years of relevant experience preferred, but not required for consideration.
  • Knowledge of MOSFET Physics (GAAFET preferred but FinFET also desired): Deep understanding of device physics, especially for interfacial physics (gate oxide, threshold voltage control, gate capacitance, performance and reliability etc.)
  • Process knowledge: Experience with or ability to understand various semiconductor process such as depositions (ALD/CVD), etch, and CMP, etc.
  • Programming: Intermediate proficiency in Python, R, SQL for automating data extraction and visualization.
  • Standard Office Software: High level of comfort and experience in Microsoft Excel and PPT. Excel skills should include basic understand and use of key data manipulation formulas such as VLOOKUP and MATCH.
  • Data Analysis Software: Proficiency in Spotfire, Minitab, or similar statistical software for yield and process analysis
  • Project management: Awareness or experience with various workflow styles like Waterfall and Agile, as well as experience with Software such as Confluence and Jira.

The current base salary range for this role is between $95,000 - $120,000. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance.

  • Total Rewards
  • At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location.

We offer a comprehensive benefits package, including:

Medical, dental, and vision insurance

Life insurance and 401(k) matching with immediate vesting

Onsite café(s) and workout facilities

Paid maternity and paternity leave

Paid time off (PTO) + 2 personal holidays and 10 regular holidays

Wellness incentives and MORE

Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance.

All positions at Samsung Austin Semiconductor are full-time on-site.

  • U.S. Export Control Compliance
  • This role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization.
  • Trade Secrets Notice
  • By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here .

* Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

Original posting on Sec's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job
Experienced Module Integration Engineer – Sec | hirly.me