hirly

Kandou

FPGA Engineer - 3 month contract, CH

Saint-Sulpice

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Kandou first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
CH
Work mode
On-site / unstated
First seen by hirly
2 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

We at Kandou are a team of passionate professionals striving to make a mark in the trajectory of the semiconductor industry. Our list of customers reads like a who’s is who of the technology world. If you love to be part of an adventure of a start- up challenging established tech giants and you are a proactive problem-solver who is motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

Kandou is actively seeking a resourceful FPGA Engineer contractor.

Responsibilities

Support FPGA prototyping for high speed digital designs for PHY/SerDes IP

Validation and bring-up of devices and FPGAs in the lab

Work closely and support Kandou’s Firmware, Digital, Verification and Lab teams

Skills

FPGAs design/prototyping of blocks for multi-Gigabit serial and parallel data-link transceivers

Strong RTL coding skills (SystemVerilog preferred)

Scripting (Python preferred) and tool setup skills.

Good communicator and team player with strong analytical skills

Understanding of verification methodologies, in particular UVM, is an advantage.

Experience

10+ years’ experience in prototyping digital designs in FPGAs

Technical background in FPGA design, validation and verification

Experience in industry standard FPGA tools for design, simulation and verification

Experience in digital high-speed blocks. High Speed interface competence and/or PCS experience would be a plus

Experience using Python or other scripting language for design validation

Original posting on Kandou's site ↗

Listed on hirly, a job board. hirly is not the employer: Kandou is hiring for this role.

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job