RadixArk
Member of Technical Staff — Inference-Multi-Hardware
Palo Alto, CA
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Lead / management
- Stated salary
- $200,000 – $400,000 per year
- Country
- US
- Work mode
- Remote-friendly
- First seen by hirly
- 2 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
About the Role
RadixArk is seeking a Member of Technical Staff - Inference-Multi-Hardware to push the limits of performance for frontier AI systems.
Most performance engineering assumes a single vendor's stack. This role assumes none. You'll bring up, optimize, and maintain SGLang, Miles, and the RadixArk infrastructure stack across NVIDIA and AMD GPUs, Google TPUs, modern server CPUs, and a growing set of emerging AI accelerators. That means porting kernels and runtimes onto unfamiliar hardware, designing the abstractions that keep one codebase fast on all of it. You will be working directly with silicon and our partners, often on pre-release platforms with immature tooling.
This is one of the broadest technical roles at RadixArk. The problem changes shape with every new platform: a memory hierarchy that punishes your last set of assumptions, a compiler that fuses differently, a collective library that doesn't exist yet. We're looking for engineers who find that appealing rather than exhausting, and who can go deep on a new architecture fast without losing the performance instincts they built on the last one.
Requirements
4+ years of experience in systems, performance, or ML infrastructure engineering
Deep expertise in at least one accelerator programming model (CUDA, ROCm/HIP, Pallas/XLA, Triton, or a vendor SDK), with demonstrated ability to pick up new ones quickly.
Strong understanding of accelerator architecture: memory hierarchy, bandwidth limits, occupancy, and the tradeoffs between them
Experience writing or optimizing high-performance kernels for ML workloads
Experience with distributed execution and communication libraries (NCCL, RCCL, MPI, or equivalents)
Proficiency in C++ and Python
Strong debugging and profiling skills at the system level, including on platforms where the tooling is incomplete or unreliable
Track record of performance work that shipped into production
Strong Plus
Experience bringing up ML workloads on new silicon.
Hands-on depth in more than one vendor ecosystem
Experience with compiler stacks (XLA, MLIR, TVM, Triton) or building compiler passes and IR transformations
Experience designing hardware abstraction layers or portable kernel interfaces
Quantization and mixed-precision work across differing numeric formats and hardware support levels
Experience with distributed inference systems (SGLang, vLLM) or training/RL frameworks (Miles, Megatron, veRL, TorchTitan)
CPU inference optimization (AVX-512/AMX, oneDNN, NUMA-aware execution)
Experience optimizing collective communication at scale, or scaling workloads to 1000+ accelerators
Contributions to kernel, compiler, or ML systems open source
Direct collaboration with silicon vendors or cloud partners on technical evaluations
Background in HPC or other performance-critical systems
Responsibilities
Bring up RadixArk's inference and training systems on new accelerator platforms and drive them to competitive performance
Design hardware abstractions that let a single codebase stay fast across vendors without forking
Port and optimize kernels across programming models and memory architectures
Build cross-platform benchmarking, profiling, and regression detection so performance claims hold up on every target
Debug numerical divergence and correctness gaps between platforms
Work with vendor engineering teams on pre-release hardware, compiler and driver issues, and roadmap feedback
Partner with kernel, runtime, distributed systems, and product engineers to land performance wins end to end
Serve as the internal source of truth on what each platform is actually good at
Contribute hardware-specific optimizations, benchmarks, and portability work back to open-source SGLang and Miles
About RadixArk
RadixArk is an infrastructure-first company built by engineers who've shipped production AI systems, created SGLang (30K+ GitHub stars, the fastest open LLM serving engine), and developed Miles (our large-scale RL framework). We're on a mission to democratize frontier-level AI infrastructure by building world-class open systems for inference and training. Our team has optimized kernels serving billions of tokens daily, designed distributed training systems coordinating 10,000+ GPUs, and contributed to infrastructure that powers leading AI companies and research labs. We're backed by well-known infrastructure investors and partner with Nvidia, Google, and frontier AI labs. Join us in building infrastructure that gives real leverage back to the AI community.
Compensation
Depending on background, skills, and experience, the expected annual salary range for this position is $200,000 - $400,000 USD + equity.
Equal Opportunity
RadixArk is an Equal Opportunity Employer and is proud to offer equal employment opportunity to everyone regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity, veteran status, and more.
Similar jobs
- Sr. Member Technical Staff - ESD and Latch-Up - HBMMicron · Folsom, CAFirst seen 6d ago
- Member Technical StaffPirros · Los Angeles OfficeFirst seen 31d ago
- Member Technical Staff - Applied AI Engineer (US Timing) Composio · BangaloreFirst seen 25d ago
- Member TechnicalBroadridge · Bengaluru-EPIP Industrial AreaFirst seen 8d ago
- Senior Member TechnicalBroadridge · Hyderabad-Hi-Tec CityFirst seen 10d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job