hirly

NXP

Principal Digital Verification Engineer

Chandler (Office)

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at NXP first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Lead / management
Country
US
Work mode
On-site / unstated
First seen by hirly
27 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Job Title: Principal Digital Verification Engineer

Primary Location: Chandler, Arizona, USA

Role Summary: The Advanced Power Systems group within NXP’s Power and Energy Business Line is seeking a Senior Digital Verification Engineer to develop next-generation Power Management ICs (PMICs) for automotive and industrial applications. This role will lead digital verification from architecture review through verification signoff, ensuring functionality, quality, reliability, and compliance.

Job Responsibility:

Lead digital verification activities and drive successful project execution from planning through signoff.

Define verification plans, methodologies, environments, regressions, coverage goals, and signoff criteria.

Review product requirements, architecture specifications, microarchitecture, interfaces, and implementation plans.

Develop and maintain advanced verification environments using SystemVerilog, UVM, VIPs, scoreboards, monitors, checkers, and assertions.

Create directed and constrained-random test scenarios to validate functionality, performance, robustness, and corner-case behavior.

Define, implement, and analyze functional, code, and assertion coverage; drive coverage closure and signoff.

Apply SystemVerilog Assertions (SVA), formal verification methodologies, and regression analysis to identify and resolve issues.

Verify PMIC digital control, telemetry, diagnostics, safety, power sequencing, fault management, communication interfaces, and embedded control functions.

Deliver verification collateral including test plans, environments, assertions, regressions, coverage reports, metrics, milestones, and requirements traceability.

Drive methodology improvements, automation, reuse, and productivity while mentoring junior engineers and collaborating across global teams.

Job Qualification:

BSEE with 8+ years, MSEE with 5+ years, or PhD with 3+ years of semiconductor industry experience.

Strong understanding of digital design fundamentals, FSMs, CDC, reset architecture, low-power design, and SoC integration.

Expertise in Verilog, SystemVerilog, UVM/OVM, and class-based verification methodologies.

Strong knowledge of constrained-random, coverage-driven verification, regression automation, and verification signoff.

Hands-on experience developing testbenches, drivers, monitors, scoreboards, assertions, and reusable verification IP.

Experience with SystemVerilog Assertions (SVA), formal verification techniques, and low-power verification methodologies such as UPF/CPF.

Knowledge of industry-standard protocols including AMBA, I²C, SPI, UART, CAN, LIN, DDR, and PCIe.

Proficiency in Python, Perl, and UNIX/Linux shell scripting for automation.

Familiarity with FPGA, emulation, or prototyping platforms such as HAPS, Palladium, or Zebu is a plus.

Understanding of PMIC architectures and power management concepts is highly desirable.

Experience using AI/LLM-based technologies to improve engineering productivity is a plus.

Strong analytical, debugging, problem-solving, communication, leadership, mentoring, and cross-functional collaboration skills.

NXP Introduction:

NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets.

For more information, please visit our website https://www.nxp.com

Career Development Opportunities

Bright Minds. Bright Futures.

We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills.

Visit our careers website for more job information.

Commitment At NXP.

We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality. Diversity, Equality and Inclusion | NXP Semiconductors

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692

Original posting on NXP's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job
Principal Digital Verification Engineer – NXP | hirly.me