hirly

NXP

Principal IP verification engineer

Bangalore

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at NXP first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Lead / management
Country
IN
Work mode
On-site / unstated
First seen by hirly
27 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

  • IP verification engineer - Principal
  • In this role you will be responsible for verifying complex IPs involving memory controllers, and interconnects, collaborating with global design and architecture teams.

Key responsibilities

  • Develop and execute verification plans for memory controllers, interconnects and other infrastructural IPs
  • Build scalable SystemVerilog/UVM-based verification environments with reusable UVM components (agents, monitors, scoreboards)
  • Own end-to-end IP verification sign-off
  • Achieve high-quality metrics including functional coverage and code coverage
  • Manage regressions and debug failures
  • Collaborate closely with design teams to resolve issues

Required expertise

Experience: 10+ years

  • Strong experience in SystemVerilog, UVM, and Verilog
  • Good understanding of Functional verification methodologies, Assertions (SVA) and coverage
  • Good understanding of interconnect protocols such as AXI, AHB, CHI and PCIE
  • Experience debugging complex RTL and testbench issues
  • Experience in Formal verification is an added plus

More information about NXP in India...

#LI-29f4

Original posting on NXP's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job
Principal IP verification engineer – NXP | hirly.me