NXP
Senior IP Design Engineer
Bangalore
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Senior
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
In this role you will be responsible for verifying complex IPs involving memory controllers, and interconnects, collaborating with global design and architecture teams.
Key Responsibilities:
- Responsible for the pre-silicon verification of IP modules or, IP subsystems
- Responsible for defining and writing IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications)
- Interface to HW, FW, and SW design teams, as well as to architecture and system engineering teams, to understand functionality and application of the IP or subsystem.
- Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
- Responsible for architecting, developing, debugging and running UVM based verification environment for RTL simulation.
- Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage.
Job Qualification
- Degree in Electrical Engineering or Computer Science, with 5+ years of experience on IP/Sub-System Verification
- Proven experience in testbench design and development using UVM methodology for IP/Subsystem and SOC.
- Experience in Microcontroller and Microprocessor architecture, Interconnect, Cache Coherency.
- Experience in protocols like AHB/AMBA, Memory (ROM, RAM, Flash, LPDDR/DDR3/4) and memory controllers.
- Advanced knowledge of Verilog, System Verilog, C/C++, Shell.
- Good knowledge in scripting like Perl, TCL or Python is a plus
- High proficiency in Metric Driven Verification concepts, functional and code coverage.
- High proficiency in directed and constrained random methodologies.
- Good knowledge of formal verification methodologies and assertions.
- Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.
- Excellent written and verbal communication skill.
More information about NXP in India...
#LI-29f4
Similar jobs
- Senior Design Engineer - Aerospace StructuresInfosys · Bangalore, IndiaFirst seen today
- Senior Design Engineer - TurbomachineryInfosys · Bangalore, IndiaFirst seen today
- Sr. Design EngineerJohnson Controls · Bangalore, Karnataka, IndiaFirst seen today
- Senior DFT Design Engineer, Google CloudGoogle · Bangalore, Karnataka, IndiaFirst seen 2d ago
- Design EngineerNvent · Bangalore, INFirst seen today
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job