hirly
Sign inGet started free

NXP

Senior Lead Engineer Analog Validation

Pune

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at NXP first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.5M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Lead / management
Country
IN
Work mode
On-site / unstated
First seen by hirly
27 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Generic Job Description (not Job Level specific): The Analog Validation Engineer / Architect is responsible for comprehensive validation of key product indicators (KPI's) as defined in the system compliance matrix for all analog circuitry in any given platform. This means understanding everything that needs to be measured and how to do those measurements in the most highly automated fashion possible. This also means reporting out those measurements in the most concise, clear and comprehensive possible ways. The Analog Validation Engineer is responsible for assuring all instrumentation, scripting and boards are prepared prior to silicon arrival on the bench.

  • Oversee validation of:
  • Analog block level validation – PMU (LDO, DCDC, GDET, FRO, OSC, References etc) , CGU (PLL etc) , ADC/DAC, WBIAS.
  • System level validation and key customer MCU use cases validation
  • Drive ATE and bench correlation.
  • Low power optimizations to meet KPIs
  • Ensure robust test plans, coverage models, and sign-off criteria.
  • Own validation readiness for tape-out, risk production, and mass production.
  • Set clear goals, KPIs, and execution frameworks for validation programs.
  • Partner closely with:
  • Design & Architecture teams
  • Product Engineering
  • Firmware/Software teams
  • Manufacturing & Quality
  • Standardize validation methodologies across sites.
  • Provide regular program updates to senior leadership.

More information about NXP in India...

#LI-2734

Original posting on NXP's site ↗

Similar jobs

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job