Monolithic Power
Sr. Layout Engineer (Taipei/Hsinchu)
Taipei - Taiwan · Hsinchu - Taiwan
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Senior
- Country
- TW
- Work mode
- On-site / unstated
- First seen by hirly
- 1 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.
Job Description:
Layout Engineer will work directly and indirectly with Design / CAD / Layout Manager in development of Mixed-Signal and Analog Integrated Circuits. Individual will perform job professionally and independently. The following are the requirements for this job function.
Essential Functions:
Layout Schedule Estimation
Device Placement on block level according to matching requirements
Block implementations on Top Level
Signal matching / sensitive nets shielding technique
Pad / ESD rule and routing / connection
Database DRC & LVS verifications
Chip Tapeout in accordance with company’s Tapeout Procedure
Positive Attitude
Qualifications:
5+ years Layout experience in Analog and/or Mixed-Signal Circuit Design
Ability to do chip plan, estimate die size and project schedule
Ability to resolve DRC & LVS data verification and tape out chip independently
Familiarity with fundamentals of analog processes
Experience with Cadence and/or VIRTUOSO tools preferable
Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.
Listed on hirly, a job board. hirly is not the employer: Monolithic Power is hiring for this role.
Similar jobs
- Senior Package Layout EngineerNvidia · Taiwan, HsinchuFirst seen 15d ago
- Senior Analog Layout EngineerAnalogdevices · Taiwan, Zhubei CityFirst seen 19d ago
- Senior Analog Layout EngineerCiena · 2 LocationsFirst seen yesterday
- PCB Layout EngineerUbiquiti · TaipeiFirst seen 15d agoremote
- Analog Layout EngineerNokia Corporation · TaiwanFirst seen 21d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job