hirly
Sign inGet started free

Capgemini Engineering

Analog Layout Engineer - Relocation to Greece

Qusayr, Cairo, EG

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Capgemini Engineering first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
EG
Work mode
On-site / unstated
First seen by hirly
27 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Location and Work Model

The position is hybrid, based in Thessaloniki, Greece, and successful candidates will be expected to relocate.

Job Description

We are seeking an experienced Analog Layout Engineer with strong expertise in FinFET technology. The candidate will design and implement analog layouts for advanced nodes, ensuring compliance with design rules and optimizing for performance, reliability, and manufacturability.

Key Responsibilities

  • Develop analog layouts for circuits such as amplifiers, references, bias blocks, and data converters in FinFET nodes.
  • Apply best practices for DRC/LVS closure, including advanced tips and tricks for efficient debugging.
  • Perform EM/IR analysis and implement layout changes to meet reliability targets.
  • Address parasitic effects through careful routing, shielding, and post-extraction corrections.
  • Implement matching techniques (common-centroid, interdigitation, dummy devices) for precision circuits.
  • Collaborate with circuit designers to optimize layout for performance and yield.
  • Ensure compliance with color-aware routing and multi-patterning constraints (SADP/SAQP).

Job Requirements

  • Proven experience in FinFET layout design for analog IP.
  • Strong knowledge of LDE effects (WPE, STI, LOD) and mitigation strategies.
  • Proficiency in industry-standard EDA tools (Cadence Virtuoso, Calibre, PVS).
  • Familiarity with parasitic extraction flows and correlation techniques.
  • Understanding of reliability mechanisms (BTI, HCI) and guard-banding in layout.

Preferred Skills

  • Experience with advanced-node design rules and color-aware layout.
  • Knowledge of EM/IR verification methodologies and sign-off flows.
  • Ability to automate layout tasks using SKILL or Python scripts.
Original posting on Capgemini Engineering's site ↗

Listed on hirly, a job board. hirly is not the employer: Capgemini Engineering is hiring for this role.

Similar jobs

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job