hirly

Cadence

Application Engineer II: Analog IC Design and Simulation

BELO HORIZONTE

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
BR
Work mode
On-site / unstated
First seen by hirly
3 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence Design Systems Inc. is looking for a motivated Application Engineer II: Analog IC Design and Simulation to work with us in Belo Horizonte, Brazil.

At Cadence, we hire and develop leaders and innovators who want to impact the world of technology. Cadence has been nominated as a Great Place to Work globally and in Brazil and is also a Fortune 100 Best Companies to Work For .

As an Application Engineer, you will be part of Global Customer Success (GCS) team in Belo Horizonte, Brazil. The GCS team works with Digital, Analog, Verification, Systems tools. To understand more on our tools & flows, you can visit https://www.cadence.com

Job Responsibilities

Support customers in improving productivity using Cadence Virtuoso for analog schematic capture and layout; or in debugging circuit behavior and convergence issues using Spectre, SpectreRF, and/or AMS simulators.

Apply best practices in analog design flows, including schematic-driven layout, layout-dependent effects, and simulation setup; or help analyze simulation results related to DC, transient, AC, and noise analysis.

Collaborate with other Application Engineers, R&D, and field teams to reproduce issues, test solutions, and improve product quality and usability.

Develop technical documentation, examples, and knowledge content to improve customer self-service and tool adoption.

Contribute to custom solutions and automation, using scripting and tool capabilities when applicable.

Collaborate with the team to identify and implement best practices in analog flow and simulation debugging. Help mentoring junior engineers.

Requirements:

Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related fields.

2–5 years of experience in analog, mixed-signal or RF design and simulation.

Strong understanding of analog electronics, including analog circuits, CMOS device operation, feedback systems, noise and mismatch concepts and semiconductor process technologies.

Hands-on experience with circuit simulation and analysis. Experience with EDA environments and Linux-based workflows.

Strong analytical, debugging, and problem-solving skills.

Ability to communicate complex technical concepts effectively to both technical and non-technical audiences.

Excellent written and verbal communication skills in English.

Nice to Have:

Familiarity with RF simulation concepts (such as HB, PSS, QPSS and its derivatives).

Exposure to analog verification methodologies and statistical analysis techniques.

Experience with scripting languages such as SKILL, Python, or TCL.

Familiarity with custom design flows involving layout, extraction, LVS, and DRC.

Experience supporting advanced-node design projects.

Additional Job Details:

Employment category: CLT.

Employment term: 40 hours/week.

Competitive benefits.

Location: Av Contorno 5800, Belo Horizonte, Minas Gerais, Brazil.

About Cadence Design Systems:

Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. For more information, access http://www.cadence.com .

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job