hirly

HP

ASIC Design Engineer

Singapore, South West, Singapore

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at HP first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.5M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
SG
Work mode
On-site / unstated
First seen by hirly
3 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

ASIC Design Engineer

Description -

Description

We are looking for a motivated ASIC Design Engineer to support the development of digital ASIC components for printing systems. The candidate will work closely with experienced engineers and contribute to design implementation, verification, and system integration activities.

Key Responsibilities:

  • Design and develop functional blocks and subsystems of digital ASICs from specification through RTL implementation, verification, silicon validation, and qualification.
  • Support silicon validation and debug activities under the guidance of senior engineers.
  • Collaborate with cross-functional teams to align on specifications, conduct design reviews, and maintain clear technical documentation
  • Contribute ideas to future ASIC design improvements and innovation efforts.
  • Develop understanding of Inkjet and LaserJet print architecture and data path requirements to support effective ASIC design and integration.
  • Support FPGA or software-based prototyping of ASIC designs to enable pre-silicon and post-silicon firmware development and system verification.
  • Contribute to design methodology improvements and tool automation to enhance engineering efficiency and design quality.

Individuals who do well in this role typically have:

  • BS or MS degree in Electrical Engineering, Computer Engineering, or a related field, with a focus on VLSI or digital design.
  • Minimum of 3 years of ASIC or SoC design experience.
  • Familiarity with the digital ASIC/SoC design flow from RTL development through silicon characterization.
  • Familiarity with Synopsys and Cadence EDA tools for simulation, synthesis, static timing analysis (STA), formal verification, and assertion-based verification.
  • Proficiency in Verilog/SystemVerilog and familiarity with scripting or programming languages such as Python, Perl, C, or C++.
  • Familiarity with version control and collaborative development workflows using tools such as Git or GitHub.
  • Strong analytical and problem-solving skills and willingness to learn
  • Good communication and teamwork skills
  • Working knowledge of electronic components, printed circuit assembly (PCA) design, and common lab test equipment is an advantage.

Experience in one or more of the following areas is a strong plus:

  • Basic knowledge of Inkjet or LaserJet printing technology
  • FPGA design methodology using Xilinx or Intel/Altera tools.
  • Design database management, scripting, and design flow automation.
  • ARM-based processor or subsystem design including AMBA/AXI/AHB/APB familiarity
  • Memory and storage subsystems such as DDR, Flash, and eMMC.
  • Use of AI tools and scripting to improve design, verification, debug, and automation efficiency.
  • General AI knowledge and practical use of AI tools for research, learning, documentation, and problem-solving.

#Li-Post

Job -

Engineering

Schedule -

Full time

Shift -

No shift premium (Singapore)

Travel -

25%

Relocation -

No Equal Opportunity Employer (EEO) -

HP, Inc. provides equal employment opportunity to all employees and prospective employees, without regard to race, color, religion, sex, national origin, ancestry, citizenship, sexual orientation, age, disability, or status as a protected veteran, marital status, familial status, physical or mental disability, medical condition, pregnancy, genetic predisposition or carrier status, uniformed service status, political affiliation or any other characteristic protected by applicable national, federal, state, and local law(s).

Please be assured that you will not be subject to any adverse treatment if you choose to disclose the information requested. This information is provided voluntarily. The information obtained will be kept in strict confidence.

For more information, review HP’s EEO Policy or read about your rights as an applicant under the law here: “ Know Your Rights: Workplace Discrimination is Illegal "

Original posting on HP's site ↗

Listed on hirly, a job board. hirly is not the employer: HP is hiring for this role.

#LI-DNI

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job