Cisco
Asic Engineer
Hsinchu, Taiwan
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- TW
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products. Design, document, and develop ASIC subsystems for release in high volume and quality. Help define the process, methods, and tools for design and implementation of complex developments.
- What You’ll Do:
- Drives the definition, architecture and design of high performance ASICs
- Owns complex or multiple functional areas
- Develops reusable code for future projects
- Creates re-usable code
- Debugs at ASIC, SW, HW level
- Works with ASIC and Apps, with limited external scope
- Leads design work by solving block level issues and participates in chip level issue resolution
- Drives reviews and recognizes areas of architectural concerns
- Defines new verification methodologies
- Helps in lab bring up
- Leads code reviews at platform level
- Defines methodologies of execution for analog/mixed signal products
- Collaborates with the mixed-signal team and system teams to help define and specify the requirements
- Responsible for testing high accuracy analog designs, and helping to support develops and deploys PD EDA flows
- Owns physical design of highly complex blocks
- Identifies, designs and implements power and signaling solutions
Minimum Qualifications:
1. Bachelor's degree in Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.
2. 5 years of experience with hardware testing of systems based on custom ASICs or SoC products.
3. Experience with Linux/Unix, Python programming, and TCP/IP network configuration. (Must have)
4. Ability to thrive in a multifaceted environment.
5. High level of motivation and energy.
- Preferred Qualifications
- Varies based on the team and business needs | Preferred Qualifications are desired education, experience, and skills that are in addition to Minimum Qualifications
Siops
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Listed on hirly, a job board. hirly is not the employer: Cisco is hiring for this role.
Similar jobs
- SENIOR ASIC EngineerMicron · Hsinchu - Chang Yih, TaiwanFirst seen 20d ago
- ASIC Engineer, ImplementationMeta · Bangalore, Karnataka, IndiaFirst seen 2d ago
- Low Power ASIC Engineer - New College Grad 2027Nvidia · US, CA, Santa ClaraFirst seen 3d ago
- ASIC Engineer, Formal VerificationMeta · Bangalore, Karnataka, IndiaFirst seen 9d ago
- ASIC EngineerCisco · Hsinchu, TaiwanFirst seen 14d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job