Ciena
ASIC Engineer Intern
Ottawa
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →hirly's read of this role
- Seniority
- Internship
- Country
- CA
- Work mode
- On-site / unstated
- First seen by hirly
- 22 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters.
The Opportunity: Work term of 4 months extendable to 8, starting in January 2027.
Ciena is seeking a student to contribute to the development and evolution of automation infrastructure used for next-generation ASIC devices. The role provides exposure to ASIC design, integration, layout, and verification activities within large-scale DSP ASIC development for optical communications. The position is aligned to a student’s experience, strengths, and technical interests.
How you will make an impact:
- Contribute to the development of automation infrastructure for ASIC devices.
- Collaborate with developers and team leads to advance ASIC design, layout, integration, and verification activities.
- Develop design blocks and evaluate designs for correctness and performance.
- Implement netlists into silicon-realizable layouts and automate placement and extraction workflows.
- Create constraints, analyze implementation reports, and automate ASIC integration processes.
- Develop reusable SystemVerilog/UVM verification components.
- Enhance Python-based reporting, analysis, build, simulation, and debug workflows.
The must haves:
- Programming experience using one or more of Java, Python, TCL, Skill/Ocean, or SystemVerilog.
- Familiarity with Linux-based development environments.
Nice to haves:
- Previous experience with ASIC or FPGA development programs.
- Strong analytical and debugging skills.
- Familiarity with Agile, JIRA, Confluence, and Git.
Pay Range:
The hourly pay range for this position is $25.50 - $35.00.
Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.
In addition to competitive compensation, Ciena offers students access to the Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation pay as required by applicable laws.
At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.
Ciena is an Equal Opportunity Employer, including disability and protected veteran status.
If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.
Similar jobs
- Analog Engineer Intern - PhDMarvell · Ottawa, CanadaFirst seen 3d ago
- IC Validation Engineer InternMarvell · Ottawa, CanadaFirst seen 11d ago
- Industrialization Engineer Intern (Summer 2027)Lyft · Longueuil, CanadaFirst seen yesterdayremote
- Business Systems Engineer Intern, Finance Technology (Summer 2027)Lyft · Toronto, CanadaFirst seen yesterday
- Platform Applications Engineer Intern (8-month Co-Op)Astera Labs Early Career · Vancouver, CanadaFirst seen yesterday
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job