ASIC / FPGA Design Verification Engineer - (Associate or Experienced)

ASIC / FPGA Design Verification Engineer - (Associate or Experienced)

Company:

Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design Verification Engineers to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products in El Segundo or Huntington Beach, CA.

Mission

Develop adaptable verification engineers who build strong technical fundamentals, become independent owners of assigned scope, and grow from guided execution toward ownership of verification work of moderate complexity.

Level Intent

Level II – Learn department processes, communicate proactively, build independence, and manage assigned verification scope.

Level III – Independently own verification scope of moderate complexity and support closure, integration, and traceability activities.

Overview

Engineers support ASIC, FPGA, and SoC verification activities across advanced aerospace programs including space systems, satellite technologies, NASA mission support, aviation platforms, communications systems, and related digital subsystems while gaining exposure to broader digital product development activities.

Candidates are expected to possess strong verification fundamentals including simulation concepts, debug methods, coverage approaches, requirements traceability awareness, and general digital verification methodology concepts. Experience with UVM is strongly preferred, and engineers should be prepared to discuss verification fundamentals, SystemVerilog usage, coverage strategy, reusable verification concepts, and their current level of UVM understanding during interviews.

Behavioral Expectations

Engineers are expected to communicate status, blockers, assumptions, risks, and learning needs proactively while developing increasing ownership. The role emphasizes growth toward independent execution and effective management of personal scope of work.

Teams combine engineers with complementary technical strengths. Engineers are encouraged to build deeper expertise in selected areas while collaborating across broader verification activities to support overall program goals.

Responsibilities

Execute assigned verification tasks and progressively increase ownership.

Develop simulation, debug, coverage, and requirements traceability skills.

Contribute to SystemVerilog and UVM environments, tests, UVCs, and reusable infrastructure.

Support integration investigations and system-level debug activities.

Contribute to verification objectives, coverage assessments, and closure activities appropriate to experience level.

Own verification scope of moderate complexity at Level III.

Engineers initially support assigned verification activities while developing increasing ownership, stronger technical depth, and broader understanding of the verification lifecycle. The role emphasizes growth from guided execution toward independent management of verification scope.

Engineers contribute to simulation, debug, coverage assessment, requirements traceability activities, integration support, and closure efforts appropriate to experience level. Candidates are expected to build proficiency in SystemVerilog, UVM environments, reusable verification infrastructure, UVC development, and broader verification methodologies over time.

Level III engineers are expected to independently own verification scope of moderate complexity, communicate risks and dependencies proactively, support integration investigations and system-level debug activities, and contribute to verification objectives and closure activities while continuing to broaden technical capability.

This position is expected to be 100% onsite. The selected candidate will be required to work onsite at one of the listed locations.

Basic Qualifications (Required Skills/Experience):

This position requires the ability to obtain a US Security Clearance for which the US Government requires US Citizenship as a condition of employment. An interim and/or final U.S. Secret Clearance Post-Start is required.

Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement

Bachelor’s degree with 2+ years of professional engineering experience in ASIC, FPGA, or SoC design verification, OR a Master’s degree with related verification project/coursework experience

Understanding of digital verification fundamentals

Experience with SystemVerilog for simulation testbench development and RTL debugging

Preferred Qualifications (Desired Skills/Experience):

Experienced, Level 3 : 5+ years of related engineering experience

Bachelor’s degree in EE, CE, or related field & 2+ years ASIC, FPGA, or SoC verification experience

Active U.S. Secret Security Clearance

UVM experience strongly preferred

OOP experience strongly preferred

Coverage-driven verification exposure

Requirements traceability experience

Reusable UVC development exposure

System-level debug exposure

Strong communication and technical presentation skills

Conflict of Interest:

Successful candidate for this job must satisfy the Company’s Conflict of Interest (COI) assessment process.

Typical Education/Experience:

Associate, Level 2: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, computer science, mathematics, physics or chemistry (e.g. Bachelor) and typically 2 or more years' related work experience or an equivalent combination of technical education and experience (e.g. Master). In the USA, ABET accreditation is the preferred, although not required, accreditation standard.

Experienced, Level 3: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 5 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard.

Relocation:

This position offers relocation based on candidate eligibility. Note: Basic relocation will be offered for eligible internal candidates.

Drug Free Workplace:

Boeing is a Drug Free Workplace where post offer applicants and employees are subject to testing for marijuana, cocaine, opioids, amphetamines, PCP, and alcohol when criteria is met as outlined in our policies .

Shift Work:

This position is for 1st shift.

Total Rewards:

At Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities.

The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, and a number of programs that provide for both paid and unpaid time away from work.

The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements.

Pay is based upon candidate experience and qualifications, as well as market and business considerations.

Summary pay range for Associate, (Level 2): $98,600 - $133,400

Summary pay range for Experienced, (Level 3): $119,850 - $162,150

Language Requirements:

Not Applicable

Education:

Bachelor's Degree or Equivalent

Relocation:

This position offers rel