hirly

Ethernovia

Senior ASIC (Front-End) Design Engineer

San Jose, CA

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Ethernovia first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Senior
Country
US
Work mode
On-site / unstated
First seen by hirly
18 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

About Ethernovia, Inc.

Ethernovia is developing the future of Ethernet-based networks to realize the full potential of software-defined and autonomous vehicles, robotics and other intelligent machines. Founded in 2018, the company’s breakthrough data transport and acceleration technology is ushering in a new era of connectivity and capabilities in the vehicle and at the edge, including highly reliable autonomy, over-the-air servicing and AI-backed applications.

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $154M ($90+M Series-B and $64M Series-A) in total funding to date:

Ethernovia Raises Over $90 Million Series B to Scale Leading-Edge Autonomy and Physical AI Networking Chips

Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire

(financial backers include: Porsche SE, Qualcomm, AMD, Western Digital, Maverick Silicon, Socratic Partners, Conduit Capital, and CDIB-TEN Capital)

Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025.

March 2026: Ethernovia Announces HSB-Enabled Networking Board for NVIDIA Holoscan Platforms

January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com)

September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm - Ethernovia

Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news

With talented employees on 4 continents, we have filed 50+ patents to date.

Join Ethernovia’s team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles, robots and intelligent machines. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility.

Senior ASIC Front-End Design Engineer

Summary:

As a Senior ASIC Front-End Design Engineer, you will be responsible for all aspects of digital SoC design , from micro-architecture specification, RTL, verification, synthesis, lint, CDC, LEC, and static timing analysis to deliver a design meeting target power, performance, and area goals.

Work with system architects, software, hardware, and verification engineers to plan, architect, design, implement, and deliver advanced automotive communication semiconductors and systems .

You will be on the leading edge of the development and definition of advanced, high-performance custom silicon that embodies functions from a wide range of protocols, algorithms, and applications.

Expected to flesh out product definitions with precise specifications of: an ASIC's internal and external interactions, data flow, processing algorithms across a number of disciplines, resource management, and software interfaces.

You will be a trusted self-starter who can work with very little guidance or oversight.

This position is located in: San Jose, CA (H ybrid)

Key Qualifications:

BS and/or MS in Electrical Engineering, Computer Science, or related field

Minimum 10+ years of ASIC RTL design and/or architecture experience

Proven track record with the development of complex SoCs

Strong understanding of digital design fundamentals and methodologies

In-depth knowledge of Verilog/System Verilog and simulation tools.

Self-motivated and able to work effectively both independently and in a team

Additional Success Factors:

Experience in any of the following areas:

Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols)

Video standards, protocols, processing

Digital signal processing filters

IP integration (SerDes, controllers, processors, etc.)

Perl, TCL, C/C++, Make

Personal Skills:

Excellent communication/documentation skills.

Attention to details.

Collaboration across multidisciplinary and international teams.

What You Can Expect from Ethernovia:

Technology depth and breadth expansion that can’t be found in a large company

Opportunity to grow your career as the company grows

Pre IPO stock options

Cutting edge technology

World class team

Competitive base salary

Flexible hours

Medical, dental and vision insurance for employees

Salary Range:

The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $200,000 - $300,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits.

#LI-Hybrid

Original posting on Ethernovia's site ↗

Listed on hirly, a job board. hirly is not the employer: Ethernovia is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job