hirly

Ensilica

ASIC Project Manager - Design Services BU

Oxford, Bristol, Sheffield or Cambridge, Oxfordshire

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Ensilica first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Lead / management
Country
GB
Work mode
On-site / unstated
First seen by hirly
1 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

This role can be based at our Bristol, Cambridge, Milton Park (Abingdon) or Sheffield office. The expectation is at least 3 days per week in the office.

Ap plicants must have the right to live and work in the UK.

We are seeking a technical ASIC Project Manager to plan, scope, manage, track and deliver ASIC developments demonstrating proven project management skills and a high-level of understanding of Jira or an equivalent tool.

You should have a level of technical understanding gained from a background in either FPGA design system design, RTL design, digital verification or software. Ideally, you should have had exposure to multiple areas to be able to communicate effectively with the respective team leads.

Responsibilities

Project manage a large silicon development programme from specification through to tapeout or production release

Provide leadership and motivation to the whole team given your experience, credibility, strong written and verbal communication skills, professional behaviour and mutual respect

Complete project setup including allocating team members, planning schedules, performing risk analysis and estimating the budget

Interface with the customer to agree the scope, schedule and cost of the work including the handling of change requests.

Be responsible for tracking all defined tasks through regular meetings/reports from the engineering team and updating the project plan / status report

Ensure that any exceptions to the original plan are reviewed and corrective actions identified to bring the project back on track or appropriate changes made to the plan

Track project spend and revenues throughout the project,provide inputs into the finance department and provide ongoing profitability projections against budget

Maintenance of actions during meetings and timely closure of actions, using tools where appropriate

Report project status to the customer and internal stakeholders

Ensure that the project is fully aligned with the ISO9001:2015 QMS and all required review meetings and quality records are generated and stored in the appropriate location. Chair all key review meetings to ensure that the requirements of the review have been completed

Release deliverables to the customer that are under the authority of the Project Manager

Key Skills and Experience

Essential

Proven successful management of at least one multi-disciplined project from the design phase through to tape out

A technical background in one of the key areas of chip design such as system design, digital design, verification, FPGA design, software design or SoC design

Able to capture technical issues and actions over a wide range of technical topics

Able to efficiently manage time and proactively drive multiple projects over multiple locations will be a key success factor

Experience working with FPGA/ASIC: you should be able to have high level technical discussions with the technical/team leads, related to IC development schedules, cost or quality aspects

Strong desire to own/drive project development using well-defined metrics

BSc(Hons) or Master degree in Electronics Engineering or related discipline

10-15 years relevant experience

Desirable

Experience working in a dynamic engineering environment

Experience in managing external customers / stakeholders

Personality

Excellent written communication and presentation skills, which enable you to interface easily and effectively with cross-functional stakeholders in an international environment

A problem-solver and work independently and with drive to achieve results

Proven leadership abilities with strong team management skills, able to build credibility, motivate, coach and develop team members

Results-oriented with a strong sense of ownership and accountability

Self-motivated achiever who gains satisfaction from providing excellent customer service and has a ‘can-do’ attitude

Ability to work in a dynamic environment

What can you expect from us?

Private Medical healthcare, salary sacrifice pension scheme (matched up to 5%), 26 days annual leave, life assurance, discretionary annual bonus, share option scheme, hybrid and flexible working

Position Specifics

This role is hybrid, our guideline is for 3 days in the office.

This role is flexible, occasional UK and international travel required.

Applicants must have the right to live and work in UK.

Original posting on Ensilica's site ↗

Listed on hirly, a job board. hirly is not the employer: Ensilica is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job