Logos Space
Avionics Design Engineer
Mountain View or San Diego
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Stated salary
- $140,000 – $190,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 28 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Logos Space is building the world's first Low Earth Orbit (LEO) satellite network with built-in capacity and resilience from day one. We are defining a new category—Provable Path Independence—delivering assured, high-performance broadband and cloud network connectivity to enterprise and government customers operating in the world's most demanding environments. Led by veteran aerospace and networking engineers, Logos is building hardware engineered to perform under any condition.
The Role & Impact
As a Avionics Design Engineer at Logos, you will not just draw schematics—you will architect, build, and field high-bandwidth flight processing units and avionics that power our next-generation LEO constellation. You will own flight hardware across its entire lifecycle, taking vague, complex design concepts and translating them into flight-ready hardware that survives and thrives on-orbit.
Key Responsibilities
End-to-End Design Ownership: Architect and design flight avionics, high-speed processing boards, and payload digital systems from initial architecture through schematic capture, layout guidance, and bring-up.
Advanced Analysis: Conduct Signal Integrity (SI), Power Integrity (PI), Worst-Case Circuit Analysis (WCCA/Monte Carlo), and Parts Stress/Derating analysis to guarantee high-reliability performance in space.
Cross-Functional Collaboration: Partner directly with Flight Software, RF, Mechanical, and Thermal engineering teams to optimize system-level tradeoffs, board pinouts, and physical packaging.
Manufacturing & Bring-Up: Collaborate with Contract Manufacturers (CMs) for DFM/DFA reviews, PCBA assembly oversight, rapid prototyping, and hands-on lab troubleshooting.
Validation & Flight Qualification: Generate comprehensive technical drawings, specifications, test procedures, and reports; lead board-level and system-level environmental testing (thermal vacuum, vibration, EMI/EMC).
Basic Qualifications
Education: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related STEM field.
Experience: 5+ years of hands-on experience in digital electrical design and hardware analysis.
High-Speed Interfaces: Proven experience designing with high-speed digital interfaces (e.g., DDR4/DDR5, 1G/10G Ethernet, PCIe) and standard communication buses (CAN, RS-422/RS-485, SPI, I2C).
SI/PI Analysis: 3+ years of hands-on experience using Signal and Power Integrity modeling tools (e.g., Ansys SIwave, HyperLynx).
ECAD Proficiency: Advanced design experience with professional schematic capture and PCB layout tools (preferably Altium Designer).
Space / High-Reliability Rigor: Demonstrated track record with Worst-Case Analysis (WCCA), parts stress evaluation, and derating.
Lab Equipment Mastery: Deep proficiency with lab diagnostic tools (oscilloscopes, logic analyzers, spectrum analyzers, power supplies).
U.S. Person Status: Must be a U.S. Citizen or Permanent Resident due to export control regulations (ITAR/EAR).
Preferred Qualifications
Master's degree in Electrical Engineering or STEM field.
Experience designing high-density FPGA or SoC processing systems for space or aerospace applications.
Familiarity with industry space derating and design standards (e.g., EEE-INST-002, ECSS-Q-ST-30-11C, IPC-2221).
Hands-on experience with circuit simulation software (LTSpice, SIMetrix/SIMPLIS).
Knowledge of EMI/EMC/ESD design mitigations and testing protocols for space flight hardware.
Scripting and test automation skills using Python or MATLAB.
Ability and willingness to obtain and maintain a U.S. Government Top Secret Security Clearance.
Engineering Culture & Benefits
Fast Iteration Cycles: In-house rapid prototyping and dedicated test lab access to validate designs quickly.
Ownership & Autonomy: No silos, no politics—we encourage debate, make data-driven decisions fast, and commit together.
Location Flexibility: On-site opportunity in either Mountain View, CA or San Diego, CA with relocation support available.
Logos Space Services is an equal opportunity employer committed to fostering creativity, curiosity and diverse perspectives among employees. We seek to create an environment where everyone can reach their full potential and drive outstanding results. All qualified applicants will receive consideration for employment without regard to race, national origin, age, sex, religion, disability, sexual orientation, marital status, veteran status, gender identity or expression, or any other basis protected by local, state, or federal law. This policy applies with regard to all aspects of one's employment, including hiring, transfer, promotion, compensation, eligibility for benefits, and termination. Offers will be contingent on the candidate's ability to access export-controlled information under U.S. law.
Similar jobs
- Controls Design EngineerVincitgroup · Chattanooga, TNFirst seen today
- Physical Design Engineer, Synthesis and ImplementationNvidia · US, MA, WestfordFirst seen today
- ASIC Design Engineer, Tools and Methodology DevelopmentNvidia · US, TX, AustinFirst seen today
- RF Microwave Design Engineer Level 4 - BaltimoreNgc · United States-Maryland-BaltimoreFirst seen today
- Mechanical Design Engineering Co-op (Spring 2027)Globalhr · US-OH-UNIONTOWN-1555 ~ 1555 Corporate Woods Pkwy ~ CORP WOODSFirst seen today
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job