Voltai
CAD & Flow Methodology Engineer
Palo Alto Office
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 20 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
About Voltai
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team
Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), the inventors of IC3 and the Murphi verification system, CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.
About this Role
You'll build the infrastructure that connects the whole chip design flow. You'll own design flows across frontend and backend while building the bridge between industry EDA tools and Voltai's AI systems.
What You’ll Do
Build and maintain design flows spanning RTL, synthesis, STA, place and route, and signoff.
Integrate commercial EDA tools with Voltai's AI agents and data pipelines.
Build regression, tracking, and reporting infrastructure for design and verification.
Manage EDA licenses, compute infrastructure, and job scheduling at scale.
Partner with ML researchers to generate and curate large-scale design data.
Support customer deployments in locked-down on-prem environments.
What We’re Looking For
5+ years of CAD, flow, or methodology experience at a semiconductor or EDA company.
Hands-on experience with major Synopsys and Cadence tools.
Strong Python and Tcl, plus solid software engineering practices.
Experience with LSF, Slurm, or similar compute farm infrastructure.
Understanding of the full RTL-to-GDSII flow.
Bonus Points
Experience with cloud or Kubernetes-based EDA infrastructure.
Experience with open-source EDA tools (Yosys, OpenROAD).
Background in ML data pipelines.
Listed on hirly, a job board. hirly is not the employer: Voltai is hiring for this role.
Similar jobs
- PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine LearningAmazon · Austin, Texas, USA; Cupertino, California, USAFirst seen yesterday
- Post-Silicon Validation and Methodology EngineerNvidia · US, CA, Santa ClaraFirst seen 22d ago
- Methodology Engineer (Silicon)MatX · Mountain View (HQ) or RemoteFirst seen 29d ago
- PD Methodology Engineer II, Annapurna LabsAmazon · San Diego, California, USA; Cupertino, California, USAFirst seen 40d ago
- Physical Design CPU Methodology EngineerTenstorrent · Santa Clara, California, United StatesFirst seen 47d agoremote
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job