hirly

Baidu USA

CPU Digital Design Engineer

Sunnyvale, CA

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Baidu USA first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Seniority
Mid level
Country
US
Work mode
On-site / unstated
First seen by hirly
28 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

  • Job Description:
  • Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi-nation teams in leading-edge process node and be involved in:
  • - Perform CPU development and design integration for CPU subsystem.
  • - Micro-architecture and design of RISC based CPU.
  • - Explore latest technologies in processor for 5G application.
  • Minimum Qualifications:
  • - Master Degree in Electrical Engineering, Computer Science or Computer Engineering.
  • - At least 3 years of CPU related Architect/RTL/Verification/Implementation design experience
  • - Knowledge and practical experience with common RISC CPU architecture.
  • - Ability to bring design concept to successful silicon
  • Preferred Qualifications:
  • - PhD in Electrical Engineering, Computer Science or Computer Engineering is a PLUS.
  • - 5+ years of CPU related Architect/RTL/Verification/Implementation design experience
  • - Familiarity with CPU architecture knowledge and micro-architecture knowledge
  • - Familiarity with chip digital design flow, including RTL integration, simulation, STA, clock tree, or low power design
  • - Familiarity with Symmetric Multi-threading (SMT), ARM/MIPS CPUs, or RISC-V.
  • - Familiarity with Symmetric Multi-processing (SMP) and Snoop-based multi-processor architecture.
  • - Cross-site working experience is a PLUS.
  • - Experience with Foundry, Post-Silicon, FPGA, DVT, SLT debug is a PLUS.

#LI-DNI

Original posting on Baidu USA's site ↗

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job