Intel
CPU HVM Functional-Test Verification Engineer
Malaysia, Penang
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- MY
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Details:
Job Description:
As a CPU HVM Functional-Test Verification Engineer, you will be part of the DFT team focusing on validating DFT for manufacturing functional testing and delivering functional test content for the manufacturing of Intel's next generation CPU IP designs. Besides being part of DFT verification team, you will also have the opportunity to work in close partnership with CPU design/architecture, SOC design and manufacturing teams. Job scopes for this position are as follow:
- Validates DFT for manufacturing functional testing
- Develops functional tests to qualify manufacturing goals of next generation Intel CPU IP designs
- Uses fault-simulator to measure coverage effectiveness of functional tests / understand and patch test gaps accordingly before high volume manufacturing
- Replicates, root causes, and debugs test or design issues in pre-silicon environment.
- Finds and implements corrective measures to resolve failing tests.
Qualifications:
Minimum Qualifications :
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- 2+ years of experience with a Bachelor's degree / Master's degree, or PhD.
- Strong scripting and programming skills in languages, particularly Python, Perl and C/C++.
- Robust understanding of CPU architecture and microarchitecture fundamentals.
- Proficiency in System Verilog and UVM, and with experience debugging on any micro-architecture issue in pre-silicon environment
- Strong problem-solving and analytical skills with a creative approach to debugging and resolving issues.
- Effective communication and collaboration skills to work cohesively in a dynamic, fast-paced environment.
- Self-motivated individual with a passion for innovation and continuous learning.
Preferred Qualifications :
- Proven expertise in TAP (Test Access Port)
- Prior knowledge in ASIC or FPGA design verification, particularly with x86 CPU designs.
- Prior knowledge/background in post-silicon validation/debug is an added advantage
- Prior experience with using fault-simulator is an added advantage
Job Type:
Experienced Hire
Shift:
Shift 1 (Malaysia)
Primary Location:
Malaysia, Penang
Additional Locations:
Business group:
Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Listed on hirly, a job board. hirly is not the employer: Intel is hiring for this role.
Similar jobs
- FPGA Silicon Design Verification EngineerAltera · Penang 15, Penang, MalaysiaFirst seen today
- Integrated Circuit Design Verification EngineerSnapchat · Vancouver, WA - 805 BroadwayFirst seen today
- ASIC Verification EngineerSnapchat · Eindhoven - NetherlandsFirst seen today
- Product Verification Engineer (Software/Hardware Testing)-Palo Alto, CAOnehealthineers · PAO H 3120First seen today
- FPGA Silicon Design Verification EngineerAltera · Bengaluru, Karnataka, IndiaFirst seen today
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job