hirly

Cadence

Design Architect

BANGALORE

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Seniority
Mid level
Country
IN
Work mode
On-site / unstated
First seen by hirly
1 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence HSV group is responsible for development of the Palladium and Protium emulation hardware and software system . This includes developing design and verification components for complex protocols, to be used for emulation , for e.g. System Verilog/Verilog components and SW components written in C/C++ and SV-UVM . It also requires development of system level RTL methodologies for stitching together large complex RTL designs in a scalable and reusable manner using and developing advanced tools including those that use AI and ML techniques.

A critical element with building these SoC models is performance, encompassing performance of the AVIP, the underlying hardware-software design/integration , the compiler and the processor-based Palladium emulator hardware system.

Job Description :

We are seeking a skilled HW and/or Design Engineering Architect to lead build ing representative SoC sub-systems using partner systems (ARM, others) and Cadence design and verification collateral. The main task is to build ARM CSS based systems using Cadence AVIPS and IP, port these to Palladium/Protium hardware and software and ensure functional correctness and make recommendations for performance improvements. Experience with SoC design, verification , ARM bus protocols and performance analysis is required . Familiarity with or interest in developing new methodologies for SoC Integration and Verification Automation is a pl us.

Skills needed :

1 5 -1 8 years of hands-on HW RTL development and verification experience

Emulation experience on Palladium/Protium

Expertise in AMBA and CHI protocols

Knowledge with design/integration of SoC systems

Experience with performance analysis of complex hardware-software systems.

Familiarity with standard communication protocols PCIe, CXL is a plus

Good communication skills, excellent inter-personal skills, motivated individual

Ability to analyze and propose solutions to complex problems.

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job