Micron
Design Methodology – Principal DRAM Power Integrity Engineer
Hyderabad - Phoenix Aquila, India
Apply through hirly
Upload your resume and get a version tailored to this job, plus a cover letter, in about thirty seconds — before you create an account.
Apply with hirlyhirly's read of this role
- Seniority
- Lead / management
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Sign up to see how the role scores against your own resume.
the posting
Micron publishes the full text of this posting on its own careers page.
Read the full posting ↗Similar jobs
- Senior Principal Engineer, Physical Design Methodology & RTL-to-GDS ArchitectureSifive · Bengaluru, Karnataka, IndiaFirst seen 22d ago
- Physical Design Methodology LeadNxp · Austin (Oakhill, Office)First seen today
- Design Methodology – Senior / Staff DRAM Power Integrity EngineerMicron · Hyderabad - Phoenix Aquila, IndiaFirst seen today
- STAFF ENGINEER, DDEG Design MethodologyMicron · Hyderabad - Phoenix Aquila, IndiaFirst seen today
- PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |Eliyan · Bay AreaFirst seen 17d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job