Texas Instruments
Design Verification Lead
Bangalore, Karnataka, India
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Lead / management
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 26 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
- Description
- Change the world. Love your job.
About the Team:
The High-speed Data development team is focused on building state-of-the-art signal conditioning transceivers for Automotive, Industrial, Enterprise and Personal Electronics markets ranging from Ethernet PHY(s), FPD-Link Serdes & USB re-timers. The data rates range from 100Mbps to 40Gbps posing design challenges in high-speed circuit design and digital signal processing to enable data transfer with high fidelity in challenging industrial and automotive environments. These devices need to be competitive in power & area and are being designed in the 65nm and 28nm process nodes.
The FPD product group charter is to develop High-speed SerDes transceivers for Automotive targeting ADAS (Advanced driver-assistance systems) and In-Vehicle-Infotainment applications. These require high-reliability communication links that support auto-driving, and high-resolution graphic applications. The high-speed SerDes designs require significant signal conditioning in Analog with Digital assist to calibrate / adapt the system in challenging electrical environments in the vehicle. The signal chain includes high bandwidth blocks (multi-Ghz) and signal processing data path designs that support multi-Gsps throughput involving clock recovery, channel adaptation, echo cancellation and forward error correction (FEC) to enable highly reliable links. Designed in 28nm CMOS process, the target for these designs is low power and low cost with best-in-industry performance.
- Qualifications
- Minimum Requirements
B.E/B.Tech or higher
Digital design and modeling knowledge.
Strong Debug skills
5 years of experience
Preferred qualification:
Design knowledge
Soft Skills:
Passion, Self-drive, Hard work, Willingness to learn
Listed on hirly, a job board. hirly is not the employer: Texas Instruments is hiring for this role.
Similar jobs
- ASIC Design Verification (DV) ManagerHpe · 6 LocationsFirst seen 20d ago
- ASIC Design Verification (DV) ManagerHpe · 6 LocationsFirst seen 20d ago
- Principal Engineer HBM Design VerificationMicron · Hyderabad - Phoenix Aquila, IndiaFirst seen 20d ago
- Principal Engineer SoC Design VerificationGlobalfoundries · 2 LocationsFirst seen 20d ago
- Staff Design VerificationSifive · Hyderabad, IndiaFirst seen 42d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job