NVIDIA
DFT Engineer - Hardware
India, Bengaluru
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 8 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. Make the choice to join us today. NVIDIA is an equal opportunity employer. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. We are looking for a DFT Engineer.
What you'll be doing:
As a member in our team, you will be responsible for end-to-end DFT from RTL design to Gate level scan insertion to Verification (including JTAG, boundary scan, security mechanisms, and test clocking—across various test modes, including multiple ATPG configurations) to silicon bring-up.
Your responsibility will also include verification and silicon bringup of Scan ATPG and other DFT features.
In addition, you will help develop and deploy DFT methodologies for our next generation products.
Be apart of innovation to strive improve the quality of DFT methods.
You will also need to work with multi-functional teams to incorporate DFT features into the chip.
Occasional travel and also some late hours online meetings involved during critical milestones.
What we need to see:
BSEE or MSEE from reputed institutions or equivalent experience with 2+ years of experience
You should be well versed with static timing Analysis, ECO, ASIC/Logic Design Flow, HDL and Digital logic design.
Experience in RTL and Gates verification and simulation.
You need to be familiar with BIST architecture and JTAG/IEEE1149.1/IEEE1500.
Strong DFT knowledge in Scan ATPG, compression techniques and memory test.
Strong analytical and problem solving skills with good scripting knowledge (either Perl / Python)
#LI-Hybrid
Listed on hirly, a job board. hirly is not the employer: NVIDIA is hiring for this role.
Similar jobs
- DFT EngineerSanguine Global · Bangalore, Karnataka, IndiaFirst seen 7d ago
- ASIC DFT EngineerCisco · 3 LocationsFirst seen 15d ago
- ASIC DFT EngineerCisco · 3 LocationsFirst seen 15d ago
- Staff DFT EngineerAnalogdevices · India, Bangalore, RMZFirst seen 15d ago
- Principal DFT EngineerAnalogdevices · India, Bangalore, RMZFirst seen 15d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job