hirly

Nvidia

DFT Engineer (RDSS Intern) - 2027

Taiwan, Taipei · Taiwan, Hsinchu

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Nvidia first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Seniority
Internship
Country
TW
Work mode
On-site / unstated
First seen by hirly
29 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

By submitting your resume, you’re expressing interest in our 2027 RDSS (Research and Development Substitute Services) program. Please confirm your eligibility with the local district office before applying the role.

NVIDIA is seeking phenomenal engineers to improve our verification methodology, so we can validate the world’s largest design efficiently. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. We are now looking for a DFT Engineer in our Taiwan, Taipei/Hsinchu Office!

What you’ll be doing:

Verify our custom IP macros.

Collaborate with Design, Integration and TE teams to determine verification scope, develop strategies, implement test planning, and verify designs at IP level, cluster level, and full chip level

Collaborate with CAD team to optimize & smooth our simulation flow

Generating test pat terns and perform silicon bring-up

What we need to see:

Master degree of Electrical Engineering/Computer Engineering/Computer Science

Strong debugging and analytical skills with RTL/Gate-level design tracing(Verdi) and verification simulation tool(VCS).

Familiarity with SOC basic architecture (clock, reset, power rail, IO pad, package)

Understanding of Design for Testing including Scan/ATPG/BIST/JTAG is a plus

Skills of Python/Perl/Tck/C/C++ is a plus

Ways to stand out from the crowd:

Fluent English communication is required

Original posting on Nvidia's site ↗

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job