Marvell
Digital IC Design- Intern
Yokneam
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Internship
- Country
- IL
- Work mode
- On-site / unstated
- First seen by hirly
- 4 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
- We are seeking a motivated and detail-oriented student to join our Design-for-Test (DFT) team as an ATPG (Automatic Test Pattern Generation) Engineer.
- This role offers hands-on experience in the development and implementation of test methodologies for complex SoC designs, focusing on scan insertion, pattern generation, and fault coverage analysis.
- Interact with IP teams/vendors to resolve all technical verification issues.
- Work closely with design/DV/validation/SW teams
What You Can Expect
- Assist in scan insertion and ATPG flow setup for digital designs.
- Generate and validate test patterns for stuck-at and transition faults.
- Analyze fault coverage and identify areas for improvement.
- Support silicon bring-up and debug of test-related issues.
- Collaborate with design and verification teams to ensure testability requirements are met.
- Document methodologies, results, and best practices.
What We're Looking For
- 2nd/3rd year Student for B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or a related field.
- Basic understanding of digital logic design and VLSI concepts.
- Familiarity with scripting languages (e.g., Python, Perl, or TCL).
- Exposure to EDA tools such as Synopsys TetraMAX, Cadence Modus, or similar is a plus.
- Strong analytical and problem-solving skills.
- Excellent communication and teamwork abilities.


 Additional Compensation and Benefit Elements
With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-NR1
Listed on hirly, a job board. hirly is not the employer: Marvell is hiring for this role.
Similar jobs
- Brand Design Intern or Apprenticemirakl · ParisFirst seen todayremote
- Design Intern - Summer 2027Oshkoshcorporation · New Hudson, Michigan, United StatesFirst seen today
- Mechanical Design Intern (Summer 2027)Oshkoshcorporation · Bradenton, Florida, United StatesFirst seen today
- DESIGN INTERN - MANMangoFirst seen today
- Fashion Design Intern Talent PoolMangoFirst seen today
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job