NXP
Digital Physical Design (P&R) Intern
Chandler (Office)
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Internship
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Responsibility:
As a Physical Design Intern, you will join a highly experienced team. Your key responsibilities will be:
Understand the existing flow, tools and scripts to do Digital backend flow from Synthesis to GDS2 using Cadence tools Support with multiple parallel runs to experiment with different RTL implementations, and/or tools options to find the most area-optimal solution Deeply study the Cadence tools’ user-manuals and user-forum discussions, and suggest improvements to existing flows and scripts that could improve the quality and efficiency of the backend flow
Job Qualification:
- Pursuing Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL, Digital backend flow
- Any prior experience with this flow is a strong plus
- Willing to relocate to Phoenix Metro area (Arizona) for the full duration of internship, and minimum 3 days per week full-day presence in NXP's Chandler office
- Excellent on problem-solving, teamwork, planning, organizing, attention to detail and communication skills.
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-e41b
Listed on hirly, a job board. hirly is not the employer: NXP is hiring for this role.
Similar jobs
- Physical Design Technical LeadAltera · San Jose, California, United StatesFirst seen today
- Physical Design EngineerAltera · San Jose, California, United StatesFirst seen today
- ASIC Physical Design and Timing Engineer - New College Grad 2026Nvidia · US, CA, Santa ClaraFirst seen yesterday
- Senior Software R&D Engineer, VLSI Physical DesignNvidia · 2 LocationsFirst seen yesterday
- AI-Driven ASIC Physical Design Principal EngineerCisco · San Jose, California, USFirst seen yesterday
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job