Hp
Distinguished Technologist - AI Model Performance Architect
Spring, Texas, United States of America · Palo Alto, California, United States of America
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.5M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Distinguished Technologist - AI Model Performance Architect
Description -
This role is responsible for bridging system memory architecture with AI model behavior ensuring optimal performance through HW/SW co-design and workload aware tuning. This role develops AI workload optimization strategies for faster model startup, improved inferencing efficiency, and reduced memory needs. This role leverages technical and business expertise to outline strategy roadmaps for the function. The role identifies future growth opportunities and addresses gaps with innovative solutions. The role collaborates closely with various stakeholders, empowers teams to achieve remarkable and consequential outcomes, and spearheads industry-leading research and development.
Responsibilities
- Analyze system bandwidth, latency, and compute bottlenecks
- Model performance across CPU/GPU/NPU for AI workloads
- Simulate workload execution (PnP tradeoffs, resource contention)
- Optimize model execution (initialization time, caching, KV reuse)
- Drive HW/SW co-design (memory, caching, scheduling)
- Partner with ML teams to align model structure with system architecture
- Leverages recognized technical and business expertise to define long-term vision and strategy for electrical hardware design and development across multiple feature areas and divisional boundaries.
- Develops technology roadmaps for electrical/hardware engineering team; identifies gaps and solutions for future growth.
- Communicates strategy and technology roadmaps to executive staff, industry partners and customers.
- Provides innovative solutions and integrates advanced technologies, theories, or techniques with a significant impact across disciplines, championing large projects for long-range goals.
- Provides consultation, design input, and feedback for new product development and design reviews across multiple organizations and architectures.
- Works closely with product management, engineering stakeholders from related departments and empowers the teams to deliver outstanding and impactful results.
- Initiates industry-leading research and development, serving as a recognized lead authority internally and externally.
- Provides mentoring and guidance to less-experienced staff members to set an example of electrical hardware design and development, innovation, and excellence.
- Participates in and provides input on process for selection of future technical leaders.
- Education & Experience Recommended
- Four-year or Graduate Degree in Electrical Engineering, or any other related discipline or commensurate work experience or demonstrated competence.
- Typically has 12+ years of work experience, preferably in electrical design and tools, software packages, architecture of electronic hardware, or a related field.
- Knowledge & Skills
- Memory & AI model design
- Computer Science
- Debugging
- Electrical Engineering
- Electronic Engineering
- Electronics
- Field-Programmable Gate Array (FPGA)
- Hardware Architecture
- Hardware Design
- MATLAB
- Mechanical Engineering
- New Product Development
- Oscilloscope
- Physics
- Printed Circuit Board
- Schematic Capture
- Simulations
- Systems Design
- Cross-Org Skills
- Effective Communication
- Results Orientation
- Learning Agility
- Digital Fluency
- Customer Centricity
- Impact & Scope
- Impacts multiple functions and influences long-term strategic direction across multiple disciplines or areas of HP.
- Complexity
- Invents, develops and introduces new methods and techniques that impact multiple disciplines and work groups.
- Disclaimer
- This job description describes the general nature and level of work performed in this role. It is not intended to be an exhaustive list of all duties, skills, responsibilities, knowledge, etc. These may be subject to change and additional functions may be assigned as needed by management.
The pay range for this role is 190,000.00 - 274,000.00 annually with additional opportunities for pay in the form of bonus and/or equity (applies to United States of America candidates only). Pay varies by work location, job-related knowledge, skills, and experience.
- Benefits:
- HP offers a comprehensive benefits package for this position, including:
Health insurance
Dental insurance
Vision insurance
Long term/short term disability insurance
Employee assistance program
Flexible spending account
Life insurance
Generous time off policies, including;
4-12 weeks fully paid parental leave based on tenure
11 paid holidays
Additional flexible paid vacation and sick leave ( US benefits overview )
The compensation and benefits information is accurate as of the date of this posting. The Company reserves the right to modify this information at any time, with or without notice, subject to applicable law.
Job -
Engineering
Schedule -
Full time
Shift -
No shift premium (United States of America)
Travel -
Relocation -
Equal Opportunity Employer (EEO) -
HP, Inc. provides equal employment opportunity to all employees and prospective employees, without regard to race, color, religion, sex, national origin, ancestry, citizenship, sexual orientation, age, disability, or status as a protected veteran, marital status, familial status, physical or mental disability, medical condition, pregnancy, genetic predisposition or carrier status, uniformed service status, political affiliation or any other characteristic protected by applicable national, federal, state, and local law(s).
Please be assured that you will not be subject to any adverse treatment if you choose to disclose the information requested. This information is provided voluntarily. The information obtained will be kept in strict confidence.
For more information, review HP’s EEO Policy or read about your rights as an applicant under the law here: “ Know Your Rights: Workplace Discrimination is Illegal "
Similar jobs
- Distinguished Technologist/Presales Architect, Tier 1 AccountsHpe · 2 LocationsFirst seen yesterday
- Distinguished Technologist/Presales Architect, Tier 1 AccountsHpe · 2 LocationsFirst seen yesterday
- Distinguished TechnologistHarman · 2 LocationsFirst seen 17d ago
- Distinguished Technologist/Presales Architect, Tier 1 AccountsJobgether · USFirst seen todayremote
- Distinguished Technologist - Enterprise Integration and Platform Native AIHp · Spring, Texas, United States of AmericaFirst seen today
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job