hirly

Intel

E-Core (Atom) CPU Layout Design Engineer

Malaysia, Penang · Malaysia, Kulim

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Intel first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
MY
Work mode
On-site / unstated
First seen by hirly
7 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Job Details:

Job Description:

  • As an E-Core (Atom) CPU Layout Design Engineer, you will be part of a highly skilled team responsible for the design of future generation, high-performance Intel Atom microprocessors. In this role, you will drive the physical implementation of a variety of memory compilers, custom IP blocks, and layout partitions that directly support Intel's CPU products.
  • You will work in a dynamic environment where design challenges are complex, assignments are broadly defined, and solutions often require creativity, deep technical knowledge, and strong problem-solving skills.
  • Your responsibilities will include, but will not be limited to:
  • - Independently assess and drive complex digital physical design assignments across multiple design stages.
  • - Work closely with circuit design engineers to interpret schematics and drive physical implementation.
  • - Work interactively and proactively with our CAD team to debug tool functionality and bugs.
  • - Build and verify all levels of physical design hierarchy from leaf-level cell layout to block-level and top-level integration.
  • - Partnering with SoC teams and cross site design groups to ensure alignment, reuse, and consistency across projects.
  • In addition to the qualifications below the ideal candidate will also have the following:
  • -Excellent verbal and written communication skills.
  • -Excellent interpersonal skills.
  • -Prioritization and multitasking skills.
  • -Good analytical and problem-solving skills

Qualifications:

  • Minimum Qualifications:
  • - Candidate must possess a Bachelor's or Master's degree in Electronic/Microelectronic Engineering, Computer Engineering, or a related engineering discipline.
  • - 3+ years of experience in layout design.
  • Additional qualifications include:
  • - less than 2 years of experience in layout design for grade 3.
  • - Familiarity with Very Large Scale of Integration VLSI and Complementary Metal-Oxide Semiconductor (CMOS) logic circuit design.
  • - Proficient programming skills UNIX shell script TCL Perl.

Job Type:

Experienced Hire

Shift:

Shift 1 (Malaysia)

Primary Location:

Malaysia, Penang

Additional Locations:

Malaysia, Kulim

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Original posting on Intel's site ↗

Listed on hirly, a job board. hirly is not the employer: Intel is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job