Intel
EDA Tools Hardware Engineer
US, California, Santa Clara · US, Oregon, Hillsboro · US, California, Folsom · US, Texas, Austin
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Stated salary
- $141,910 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Details:
Job Description:
- The Role and Impact
- Join Intel's world-class team as an EDA Tools Hardware Engineer, where you will play a pivotal role in shaping the future of silicon innovation. This position directly contributes to the enablement and adoption of cutting-edge hardware design tools, flows, and methodologies. Your work will enhance the efficiency of design processes and optimize power, performance, and technology node advancements. As part of Intel, you will have the unique opportunity to collaborate with EDA vendors, define next-generation design tools, and contribute to groundbreaking innovations that enrich lives worldwide.
Key Responsibilities
Full Chip Implementation Flow Development
Develop and maintain full-chip physical implementation flows including:
Floor planning and partitioning strategies
Hierarchical block integration
Chip-level placement and routing coordination
Power grid planning and analysis
Clock tree synthesis (CTS) strategy integration
Enable scalable SoC assembly flows for multi-block and multi-power domain designs.
Define methodology for hierarchical design reuse and integration
Qualifications:
Minimum Qualifications
Bachelor's degree in Computer Engineering, Electrical Engineering, Computer Science, or a related field with 6+ years of experience; or a Master's degree with 4+ years of experience; or a PhD with 2+ years of experience
Physical design fundamentals (I.e. placement, routing)
Clock tree synthesis (CTS)
Full-chip integration methodologies using Innovus
Preferred Qualifications
Static timing analysis (STA)
Power grid design and IR drop concepts
Experience with large SoC or multi-block design implementation flows
Experience scripting and automation skills in Linux environments
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, California, Santa Clara
Additional Locations:
US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .
Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Listed on hirly, a job board. hirly is not the employer: Intel is hiring for this role.
Similar jobs
- Distinguished Hardware EngineerCisco · 2 LocationsFirst seen yesterday
- Hardware Engineer HybridCisco · RTP, North Carolina, USFirst seen yesterday
- MK2 Crew Lander GN&C Hardware Engineer IIBlueorigin · 3 LocationsFirst seen yesterday
- Radio Frequency Hardware Engineer - DoorDash AirDoordashusa · San Francisco, CAFirst seen 2d ago
- Hardware EngineerSelinc · Washington - PullmanFirst seen 2d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job