hirly

Intel

Ethernet System Integration Engineer

US, Oregon, Hillsboro

hirly Pro

Get in front of the people hiring at Intel

  • Reach the hiring manager at Intel on LinkedIn, from your own account
  • hirly applies to this job for you, with unlimited applications
  • A resume and cover letter written for this job, unlimited
  • The hiring manager and recruiter at Intel, with contact details
Get Pro for this job →

$49 a month · ₹1,999 for 30 days in India · cancel any time

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Intel first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 3M live jobs from 220,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
US
Work mode
On-site / unstated
First seen by hirly
13 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Job Details:

Job Description:

Join an enthusiastic team of engineers in Intel's Central Engineering Group (CEG), within the Custom ASICs Development Group (CADG), focused on enabling and integrating the next generation of programmable Infrastructure Processing Units (IPUs) and Foundation Network Interface Card (FNIC) product lines. As a System Integration Engineer, you will work across the firmware and hardware elements of the 200G/400G/800G/1.6T Ethernet PHY subsystem. Working closely with major cloud service providers and Intel's silicon, hardware, firmware, and software development teams, you will help deliver customized IPU- and FNIC-based solutions that enhance isolation, security, performance, storage, and system management for customers. This role also includes driving feature-request processes, developing new solutions, and debugging internal and external customer issues.

Responsible for the overall design and development of systems and solutions that integrate software, firmware, board, and silicon/SoC components for a specific segment with specific focus on customer requirements and implementation limitations throughout the systems lifecycle. May also be responsible for systems architecture and definition, including translating the business opportunity into use cases and developing the product specifications for required hardware and software needed to deliver system requirements. Leads design, analysis, and implementation of component level choices across the integrated systems on performance, features, and cost including technical risk assessment and emphasis on ease of use, reliability, security, availability, maintainability, sustainability, and quality based on system or platform architecture specifications. Defines systems implementation and integration solutions and plans to ensure optimum performance and reliability across hardware and software that comprise the system. Delivers end-to-end technical solutions to solve customer problems, deploying solutions, executing benchmark tests, and preparing documentation. Collaborates with other teams to analyze next generation requirements and opportunities and may influence and guide research and academic collaboration on systems and solutions, including proof-of-concept and solutions beyond current industry approaches. Guides and conducts lab experiments of proof-of-concept innovations and new feature feasibility studies. Simulates real life environments in the lab and analyzes performance of prototypes.

Responsibilities will include, but are not limited to:

  • Designs, develops, integrates, tests, validates, and/or debugs software across multiple layers of the software stack spanning firmware, drivers, operating systems, middleware, frameworks, algorithms, and applications/UI for a specific technology, product/platform, and/or market segment, including the development of software to enable specific features, capabilities, solutions, reference platforms, or Intel products.
  • Prepares related installation, operation, and maintenance specifications and instructions.
  • Analyzes lab test equipment to establish operating data.
  • Conduct experimental tests and analyze engineering proposals and related technical data to determine the feasibility of assigning new equipment or modifying existing equipment.
  • Constructs and checks out prototypes, compiles operational data, and prepares customer application information.
  • Responds to customer and client requests or events as they occur.
  • Develops solutions to problems by applying technical expertise, formal education, and sound judgment.

The ideal candidate will have the following skills in addition to the qualifications listed below:

  • Project management expertise, strong organizational skills, and a proven track record of delivering objectives on schedule and within budget.
  • A collaborative team mindset with demonstrated experience influencing technical direction across teams.
  • Strong problem-solving skills.
  • Excellent communication skills.

Qualifications:

Minimum Qualifications are required to be initially considered for this position.

  • Bachelor's degree in electrical engineering, computer engineering, computer science, math, physics, or a related field.
  • 8+ years of experience developing SW/FW automated test environments and tools using Python, C, C++, GIT, Docker, Grafana and shell scripts.
  • 6+ years of experience validating and characterizing IPs in standalone and full-chip environments, including results analysis and debug activities using advanced test and measurement lab equipment, such as oscilloscopes and analyzers, to debug circuit boards.
  • 4+ years of experience with networking fundamentals, including NICs, switching, and/or modern data center protocols.

Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  • Master's degree or higher.
  • Technical leadership experience.
  • Experience with high-speed Ethernet PAM4 SerDes.
  • Experience with the 802.3 Ethernet Physical Layer technologies
  • Experience with triaging and debugging Layer 1 Link establishment protocols: including Auto-Negotiation, Link Training, and Forward Error Correction configurations
  • Experience writing architectural requirements or defining flows necessary for integrating IP into a SoC.
  • Experience debugging low-level SerDes and FW issues related to system configuration.
  • Experience with reading, writing, analyzing, and stepping through low-level assembly-type level code
  • Experience in the following fields: RTOS, FW, SW, IO tools, NVM configuration, or Pre-Si verification.
  • Experience with reading and interpreting multi-page hierarchical PCB schematics across functional blocks (e.g., memory subsystems, power management, high-speed I/O, low-speed management buses).
  • Familiarity with low-speed IO, such as I2C, MDIO, and UART.
  • Experience with Linux.
  • Solid understanding of SW development flows, including architecture tradeoffs and implementation dependencies for different code environments.
  • Experience with system software stacks, especially software-hardware interactions across platform firmware, device drivers, the Linux kernel, and user-space application performance.

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Oregon, Hillsboro

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .

Annual Salary Range for jobs which could be performed in the US: $164,470.00-232,190.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Original posting on Intel's site ↗

Listed on hirly, a job board. hirly is not the employer: Intel is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job